- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378055 > PM73121 (PMC-SIERRA INC) AAL1 Segmentation And Reassembly Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | PM73121 |
| 廠商： | PMC-SIERRA INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | AAL1 Segmentation And Reassembly Processor |
| 中文描述： | ATM SEGMENTATION AND REASSEMBLY DEVICE |
| 文件頁(yè)數(shù)： | 87/223頁(yè) |
| 文件大?。?/td> | 2300K |
| 代理商： | PM73121 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)當(dāng)前第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)
PM73121AAL1gator II
PMC-Sierra, Inc.
L
PMC-980620
,VVXH
AAL1 SAR Processor
Data Sheet
35235,(7$5<$1'&21),'(17,$/7230&6,(55$,1&$1')25,76&86720(56,17(51$/86(
Refer to
section 8.10.1 “Nominal T1 Clock” on page 185
and
section 8.10.2 “Nominal E1 Clock”
on page 187
for jitter characteristics of a synthesized clock. It is recommended that a Line Inter-
face Unit (LIU) with a built in jitter attenuator, such as the Level One LXT305A, be used to
obtain improved jitter characteristics.
3.7.1.3
Synthesize an E1 or T1 Clock based on SRTS
NOTE: The AAL1gator II uses Bellcore’s patented SRTS clock recovery technique. Refer to
the NOTE on
page 172
for additional information regarding Bellcore’s SRTS patent.
Set the CLK_SOURCE bits in the LIN_STR_MODE register for that line to “11” to generate an
E1 clock or T1 clock based on received SRTS values. This change will not take affect until the
CMD_REG_ATTN bit is set.
For this mode, SYS_CLK must be 38.88 MHz. For SRTS, it is recommended that SYS_CLK has
an accuracy of ± 100 ppm. Since a network derived N_CLK is used, SYS_CLK does not have to
be derived from the network clock.
The AAL1gator II supports SRTS for unstructured data formats on a per-line basis. SRTS support
requires an input reference clock (N_CLK). The input reference frequency is defined as 155.52
÷
2^
n
MHz, where
n
is chosen so the reference clock frequency is greater than the frequency being
transmitted, but less than twice the frequency being transmitted (2
×
TL_CLK > N_CLK > TL_
CLK). For T1 or E1 implementations, the input reference clock frequency is 2.43 MHz and must
be synchronized to the ATM network.
Figure 51 on page 71
shows the process implemented for
each UDF line enabled for SRTS. The RFTC also generates a local SRTS value from the network
clock (N_CLK) and the local TL_CLK. It queues the incoming SRTS values, and, at the appropri-
ate time, generates a 4-bit two’s complement code that indicates the difference between the
locally generated SRTS value and the incoming SRTS value. The value of this code ranges from
-8 (1000) to +7 (0111). A higher value than had been output previously indicates the remote clock
is running faster than the local clock. A lower value than had been output previously indicates the
remote clock is running slower than the local clock. The RFTC uses this value internally to syn-
thesize the TL_CLK.
The RFTC supports SRTS only for unstructured data formats on a per-line basis. The SRTS_
CDVT value in R_SRTS_CONFIG register must be configured correctly so the time delay value
of the SRTS data matches the time delay value of the signal data. The RFTC queues the SRTS
nibbles and then fetches it before it is needed. If the SRTS queue overruns or underruns, a value
of 0000 is used.
The RFTC also outputs the SRTS difference through a multiplexed interface. This value can be
section 6.7 “SRTS Timing” on page
for timing of this interface. This interface is needed for high speed mode (E3 or DS3) SRTS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PM73121-RI | AAL1 Segmentation And Reassembly Processor |
| PM73122 | 32 LINK CES/DBCES AAL1 SAR PROCESSOR |
| PM73122-BI | 32 LINK CES/DBCES AAL1 SAR PROCESSOR |
| PM73123 | 8 LINK CES/DBCES AAL1 SAR |
| PM73123-PI | 8 LINK CES/DBCES AAL1 SAR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PM73121-RI | 制造商:PMC 制造商全稱:PMC 功能描述:AAL1 Segmentation And Reassembly Processor |
| PM73122 | 制造商:PMC 制造商全稱:PMC 功能描述:32 LINK CES/DBCES AAL1 SAR PROCESSOR |
| PM73122-BI | 制造商:PMC 制造商全稱:PMC 功能描述:32 LINK CES/DBCES AAL1 SAR PROCESSOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。