![](http://datasheet.mmic.net.cn/330000/PM73121_datasheet_16444365/PM73121_100.png)
PM73121AAL1gator II
PMC-Sierra, Inc.
L
PMC-980620
,VVXH
AAL1 SAR Processor
Data Sheet
35235,(7$5<$1'&21),'(17,$/7230&6,(55$,1&$1')25,76&86720(56,17(51$/86(
/RATM_EN
TPHY_CLAV
13
Out
0(ATM)
Z(PHY)
**
ATM:
Receive UTOPIA ATM Layer Enable
is an
active low signal asserted by the AAL1gator II to
indicate RATM_DATA and RATM_SOC will be
sampled at the end of the next cycle. It will not be
asserted until the AAL1gator II is ready to receive a
full cell.
PHY:
Receive UTOPIA PHY Layer Cell Available
is
an active high signal asserted by the AAL1gator II to
indicate there is a cell-space available. In MPHY
mode, the AAL1gator II drives this signal only when
/TPHY_ADDR is low in the previous cycle.
Maximum output current (I
MAX
) = 8 mA.
ATM:
Receive UTOPIA ATM Layer Empty
is an
active low signal asserted by the PHY layer to
indicate that there is no valid data in the current cycle.
PHY:
Transmit UTOPIA PHY Layer Enable l
is an
active low signal asserted by the ATM layer device
during cycles when TPHY_DATA contains valid
data. In MPHY mode, the AAL1gator II will accept
data only if /TPHY_ADDR was low on the falling
edge of /TPHY_EN.
/RATM_EMPTY
/TPHY_EN
12
In
NA
/TPHY_ADDR
18
In
NA
ATM:
This signal is not used in ATM mode.
PHY:
Transmit UTOPIA PHY Layer Address
is an
active low address input that is tied to one of the five
possible ATM layer MPHY address signals. This
input is used as an output enable for TPHY_CLAV
and to validate the activation of /TPHY_EN. In SPHY
mode, this input is
not used. There is an internal
pull-down resistor.
/RPHY_ADDR
14
In
NA
ATM:
This signal is not used in ATM mode.
PHY:
Receive UTOPIA PHY Layer Address
is an
active low address input that is tied to one of the five
possible ATM layer MPHY address signals. This
input is used as an output enable for RPHY_CLAV
and to validate the activation of /RPHY_EN. In SPHY
mode this input is not used. There is an internal
pull-down resistor.
*
** /RATM_EN is asserted during reset to prevent excessive queueing in systems that use the AAL1gator II. This value is
asserted when /RESET is asserted and both RATM_CLK and SYS_CLK are being clocked. In PHY mode this signal can be
pulled to desired value as it is tristated.
Present when /RESET is asserted
and both TATM_CLK and RATM_CLK and SYS_CLK are being clocked.
Table 6.
UTOPIA Interface Signals (Continued)
ATM Mode
Signal
PHY Mode
Signal
Pin #
Type
Reset
Value*
Description