![](http://datasheet.mmic.net.cn/330000/PM73121_datasheet_16444365/PM73121_151.png)
PMC-Sierra, Inc.
PM73121AAL1gator II
L
PMC-980620
,VVXH
AAL1 SAR Processor
Data Sheet
35235,(7$5<$1'&21),'(17,$/7230&6,(55$,1&$1')25,76&86720(56,17(51$/86(
7.6.8
T_QUEUE_TBL
Organization: 256
×
32 words
Base address: 2000
h
Index: 20
h
Type: Read/Write
Function: Configures the VCs.
Format:
Each queue will be allocated 32 consecutive words.
NOTE: All registers are right justified, with any unused bits set to 0.
Offset
Name
Description
0
h
1
h
Reserved
(Data pointer.) Initialize to FFFF each time this queue is initialized.
Not used
Initialize to 0 each time this queue is initialized to maintain future software
compatibility.
2
h
3
h
T_COND_CELL_CNT
A 16-bit rollover count of conditioned cells transmitted.
T_SUPPRESSED_CELL_CNT
A 16-bit rollover count of cells not sent because of a line resynchronization. Or,
if in UDF-HS mode, a 16-bit rollover count of cells not sent because TX_
ACTIVE is not set. This counter also counts when cells are not sent because
SUPPRESS_TRANSMISSION is set.
4
h
Not used
Initialize to 0 each time this queue is initialized to maintain future software
compatibility.
5
h
6
h
7
h
8
h
9
h
A
h
B
h
Reserved
(Sequence number.) Initialize to 0 each time this queue is initialized.
QUEUE_CONFIG
The configuration of the current queue. Initialize to the proper value.
T_CELL_CNT
A 16-bit count of the cells transmitted.
TX_HEAD(2:1)
Header byte 1 in bits 15:8, header byte 2 in bits 7:0.
TX_HEAD(4:3)
Header byte 3 in bits 15:8, header byte 4 in bits 7:0.
TX_HEAD(5)
Header byte 5 (pre-calculated HEC) in bits 15:8.
QUE_CREDITS
A 10-bit quantity representing the number of byte credits accumulated for the
queue.
C
h
CSD_CONFIG
Stores the average number of bytes in each cell, and carries the number of DS0s
for this queue.
D
h
Not used
Initialize to 0 each time this queue is initialized to maintain future software
compatibility.
E
h
T_CHAN_ALLOC(15:0)
A bit table with a bit set per DS0 allocated to this queue for DS0s 15:0 on the line
defined by queue
÷
32.
A bit table with a bit set per DS0 allocated to this queue for DS0s 31:16 on the
line defined by queue
÷
32.
Initialize to the same value as T_CHAN_ALLOC(15:0).
F
h
T_CHAN_ALLOC(31:16)
10
h
11
h
12
h
T_CHAN_LEFT(15:0)
T_CHAN_LEFT(31:16)
Initialize to the same value as T_CHAN_ALLOC(31:16).
IDLE_CONFIG
Controls transmission of data.
13
h
-1F
h
Not used
Initialize to 0 each time this queue is initialized.