- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369993 > pentium III processor (Intel Corp.) 32 bit Processor Mobile Module(32 位帶移動模塊處理器) PDF資料下載
參數(shù)資料
| 型號： | pentium III processor |
| 廠商： | Intel Corp. |
| 英文描述： | 32 bit Processor Mobile Module(32 位帶移動模塊處理器) |
| 中文描述： | 32位處理器的移動模塊（32位帶移動模塊處理器） |
| 文件頁數(shù)： | 16/67頁 |
| 文件大小： | 834K |
| 代理商： | PENTIUM III PROCESSOR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
Pentium
III Processor Mobile Module MMC-2
Featuring Intel
SpeedStep
Technology
10
Datasheet
243356-005
3.1.4
PCI Signals
Table 4
provides descriptions of the PCI signals.
Table 4. PCI Signal Descriptions
Name
Type
Voltage
Description
AD[31:0]
I/O
PCI
V_3
Address/Data:
The standard PCI address and data lines. The
address is driven with FRAME# assertion, and data is driven or
received in the following clocks.
C/BE[3:0]
I/O
PCI
V_3
Command/Byte Enable:
The command is driven with FRAME#
assertion, and byte enables corresponding to supplied or requested
data are driven on the following clocks.
FRAME#
I/O
PCI
V_3
Frame:
Assertion indicates the address phase of a PCI transfer.
Negation indicates that the cycle initiator desires one more data
transfer.
DEVSEL#
I/O
PCI
V_3
Device Select:
The 82443BX Host Bridge drives this signal when a
PCI initiator is attempting to access DRAM.
DEVSEL# is asserted at
medium decode time.
IRDY#
I/O
PCI
V_3
Initiator Ready:
Asserted when the initiator is ready for a data
transfer.
TRDY#
I/O
PCI
V_3
Target Ready:
Asserted when the target is ready for a data transfer.
STOP#
I/O
PCI
V_3
Stop:
Asserted by the target to request the master to stop the current
transaction.
PLOCK#
I/O
PCI
V_3
Lock:
Indicates an exclusive bus operation and may require multiple
transactions to complete. When LOCK# is asserted, nonexclusive
transactions may proceed. The 82443BX supports lock for CPU
initiated cycles only. PCI initiated locked cycles are not supported.
REQ[4:0]#
I
PCI
V_3
PCI Request:
PCI master requests for the PCI.
GNT[4:0]#
O
PCI
V_3
PCI Grant:
Permission is given to the master to use PCI.
PHOLD#
I
PCI
V_3
PCI Hold:
This signal comes from the expansion bridge. It is the
bridge request for PCI.
The 82443BX Host Bridge will drain the DRAM
write buffers, drain the processor-to-PCI posting buffers, and acquire
the host bus before granting the request via PHLDA#. This ensures
that GAT timing is met for ISA masters.
The PHOLD# protocol has
been modified to include support for passive release.
PHLDA#
O
PCI
V_3
PCI Hold Acknowledge:
This signal is driven by the 82443BX Host
Bridge to grant PCI to the expansion bridge.
The PHLDA# protocol
has been modified to include support for passive release.
PAR
I/O
PCI
V_3
Parity:
A single parity bit is provided over AD[31:0] and C/BE[3:0]#.
相關PDF資料 |
PDF描述 |
|---|---|
| Pentium OverDrive Processor | Pentium OverDrive Processor With MMX Technology For Pentium Processor-Based System(帶MMX技術奔騰超速轉動處理器) |
| pentium pro processor | Pentium Pro Processor with 1MB L2 Cache at 200MHZ(1兆比特L2高速緩存頻率200兆赫茲處理器) |
| pentium processor with MMX | 32-bit processor with MMX technology(32位帶MMX技術處理器) |
| pentium processor | 32 Bit Processor With MMX And Mobile Module(32位帶移動模塊和MMX技術CPU) |
| PESD0603-140 | Raychem Overvoltage Devices |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復。