- 您現(xiàn)在的位置：買賣IC網 > PDF目錄367854 > PDI1394L21 (NXP Semiconductors N.V.) Full Duplex AV Link Layer Ccontroller(全雙工AV鏈接層控制器) PDF資料下載
參數(shù)資料
| 型號： | PDI1394L21 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Full Duplex AV Link Layer Ccontroller(全雙工AV鏈接層控制器) |
| 中文描述： | 全雙工鏈路層Ccontroller影音（全雙工視聽鏈接層控制器） |
| 文件頁數(shù)： | 51/54頁 |
| 文件大?。?/td> | 242K |
| 代理商： | PDI1394L21 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當前第51頁第52頁第53頁第54頁
ERRATA LIST FOR THE PHILIPS
PDI1394L21 1394 FULL DUPLEX AV LINK LAYER CONTROLLER
(These errata refer to the data sheet dated 2000 June 6)
Philips Semiconductors
Errata To the PDI1394L21 1394 Full Duplex AV Link Layer Controller (Data Sheet dated: 2000 June 6).
March 1, 2000
Chip Errata:
E-1.
Self-ID Packet Issues:
Description of expected operation:
After bus reset, the queues are flushed and a self-ID packet should be
placed in the Read Request Queue. Refer to section 12.5.2.4 (Self-ID and PHY packets receive) in the
“PDI1394L21 1394 Full Duplex AV Link Layer Controller” data sheet for the proper format of a self-ID packet.
Description of observed behavior:
Occasionally 0x000000E0 and 0x00000010 quadlets are found in the Read
Request Queue with no accompanying self-ID and acknowledge quadlet. This type of self-ID is valid ONLY for a
node which is not connected to any other node (node standing alone). This partial self-ID packet results from a
recent node connection (hot plug) event or Link/PHY hardware reset.
Solution or work around:
Issue a software bus reset and read the self IDs generated by that reset.
E-2.
AVFSYNC pin function at high FSYNC pulse repetition rates:
Description of expected operation:
With the EN_FS bits set on the isochronous transmitter of the transmitting
node and the isochronous receiver of the receiving node, a pulse introduced at the FSYNC pin on the transmitting
AV port of the transmitting node will produce an SYT field time stamp in the next bus packet which will, in turn,
produce a pulse at the FSYNC pin of the receiving AV port on the receiving node at a time corresponding to the
expiration of the SYT field time stamp, with the SYT Delay introduced at the transmitter taken into account.
Description of observed behavior:
At rep rates below 2 KHz, the system works as expected. At rep rates
greater than 2 KHz (dependent upon the setting of the SYT Delay bits) the system operates as expected for a
short period of time (about 100 milliseconds), then operates erratically thereafter.
Solution or work around:
Do not use above the following rep rates with the corresponding SYT Delay settings:
SYT Delay = 2 bus cycles, maximum rep rate = 3,200; SYT Delay = 3 bus cycles, maximum rep rate = 3,200;
SYT Delay = 4 bus cycles, maximum rep rate = 4,200.
E-3.
AVENKEY pin function:
Description of expected operation:
This pin / function is intended to attach a specific “key” state to each byte of
a transmitted isochronous packet by means of reading the ENKEY pin on the transmitting AV port while the first
byte of an application packet is being inputted. The ENKEY state of the first inputted byte is the state of all packet
bytes.
Description of observed behavior:
Unless the state of the ENKEY pin is inputted within a certain part of the link
internal clock cycle, occasionally some of the bytes in a packet are keyed with the wrong state. This results in
packets getting “stuck” in the isochronous transmit FIFO and causing FIFO overfill.
Solution or work around:
Input key states only with reference to the CLK25 signal of the link chip to assure
proper synchronization. The AVCLK signal must rise 8 to 41 nS before the CLK25 signal rises for proper
operation. The AVCLK signal must rise 8 to 41 nS before the CLK25 signal rises for proper operation. It is the
AVCLK signal which introduces the state of the ENKEY pin (and all others) to the AV port interface logic.
相關PDF資料 |
PDF描述 |
|---|---|
| PDI1394L41 | Content Protection AV Link Layer(內容可保護的AV鏈接層控制器) |
| PDI1394P21 | 3-port Physical Layer Interface(三端口物理層接口) |
| PDI1394P22 | 3-port Physical Layer Interface(三端口物理層接口) |
| PDI1394P24 | 2-port 400 Mbps physical layer interface(2端口 400 Mbps物理層接口) |
| PDI40C1D00 | |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PDI1394L21BE | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1394 full duplex AV link layer controller |
| PDI1394L21BP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1394 full duplex AV link layer controller |
| PDI1394L40 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1394 enhanced AV link layer controller |
| PDI1394L40BE | 制造商:NXP Semiconductors 功能描述:1 CHANNEL(S), 400M BPS, SERIAL COMM CONTROLLER, PQFP144 |
| PDI1394L40BE,518 | 功能描述:視頻 IC 1394 A/V LINK LAYER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。