- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363718 > NZ48F4L0QTZ (Intel Corp.) StrataFlash Wireless Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | NZ48F4L0QTZ |
| 廠商： | Intel Corp. |
| 英文描述： | StrataFlash Wireless Memory |
| 中文描述： | 無線的StrataFlash存儲(chǔ)器 |
| 文件頁數(shù)： | 58/106頁 |
| 文件大?。?/td> | 1272K |
| 代理商： | NZ48F4L0QTZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當(dāng)前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
Intel StrataFlash Wireless Memory (L18)
April 2005
58
Intel StrataFlash Wireless Memory (L18)
Order Number: 251902, Revision: 009
Datasheet
11.0
Programming Operations
The device supports three programming methods: Word Programming (40h/10h), Buffered
Programming (E8h, D0h), and Buffered Enhanced Factory Programming (Buffered EFP) (80h,
D0h). See
Section 9.0, “Device Operations” on page 45
for details on the various programming
commands issued to the device.
Successful programming requires the addressed block to be unlocked. If the block is locked down,
WP# must be deasserted and the block must be unlocked before attempting to program the block.
Attempting to program a locked block causes a program error (SR[4] and SR[1] set) and
termination of the operation. See
Section 13.0, “Security Modes” on page 66
for details on locking
and unlocking blocks.
The following sections describe device programming in detail.
11.1
Word Programming
Word programming operations are initiated by writing the Word Program Setup command to the
device (see
Section 9.0, “Device Operations” on page 45
). This is followed by a second write to the
device with the address and data to be programmed. The partition accessed during both write
cycles outputs Status Register data when read. The partition accessed during the second cycle (the
data cycle) of the program command sequence is the location where the data is written. See
Figure
39, “Word Program Flowchart” on page 85
.
Programming can occur in only one partition at a time; all other partitions must be in a read state or
in erase suspend. V
PP
must be above V
PPLK
, and within the specified V
PPL
min/max values
(nominally 1.8 V).
During programming, the Write State Machine (WSM) executes a sequence of internally-timed
events that program the desired data bits at the addressed location, and verifies that the bits are
sufficiently programmed. Programming the flash memory array changes “ones” to “zeros.”
Memory array bits that are zeros can be changed to ones only by erasing the block (see
Section
12.0, “Erase Operations” on page 64
).
The Status Register can be examined for programming progress and errors by reading any address
within the partition that is being programmed. The partition remains in the Read Status Register
state until another command is written to that partition. Issuing the Read Status Register command
to another partition address sets that partition to the Read Status Register state, allowing
programming progress to be monitored at that partition’s address.
Status Register bit SR[7] indicates the programming status while the sequence executes.
Commands that can be issued to the programming partition during programming are Program
Suspend, Read Status Register, Read Device Identifier, CFI Query, and Read Array (this returns
unknown data).
When programming has finished, Status Register bit SR[4] (when set) indicates a programming
failure. If SR[3] is set, the WSM could not perform the word programming operation because V
PP
was outside of its acceptable limits. If SR[1] is set, the word programming operation attempted to
program a locked block, causing the operation to abort.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NZD560A | NPN Low Saturation Transistor |
| NZF220DFT1G | EMI Filter with ESD Protection |
| NZF220TT1 | EMI Filter with ESD Protection(帶ESD保護(hù)功能的EMI濾波器) |
| NZL5V1AXV3T1 | Zener Voltage Regulators (SC-89 Dual Common Anode Zeners for ESD Protection) |
| NZL5V6AXV3T1 | Zener Voltage Regulators(齊納穩(wěn)壓管) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NZ600N18K | 制造商:n/a 功能描述:Power Module |
| NZ9F10VST5G | 功能描述:穩(wěn)壓二極管 ZENER DIODE RoHS:否 制造商:Vishay Semiconductors 齊納電壓:12 V 電壓容差:5 % 電壓溫度系數(shù):0.075 % / K 齊納電流: 功率耗散:3 W 最大反向漏泄電流:3 uA 最大齊納阻抗:7 Ohms 最大工作溫度:+ 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-214AC 封裝:Reel |
| NZ9F10VT5G | 功能描述:穩(wěn)壓二極管 ZENER DIODE RoHS:否 制造商:Vishay Semiconductors 齊納電壓:12 V 電壓容差:5 % 電壓溫度系數(shù):0.075 % / K 齊納電流: 功率耗散:3 W 最大反向漏泄電流:3 uA 最大齊納阻抗:7 Ohms 最大工作溫度:+ 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-214AC 封裝:Reel |
| NZ9F11VST5G | 功能描述:穩(wěn)壓二極管 ZENER DIODE RoHS:否 制造商:Vishay Semiconductors 齊納電壓:12 V 電壓容差:5 % 電壓溫度系數(shù):0.075 % / K 齊納電流: 功率耗散:3 W 最大反向漏泄電流:3 uA 最大齊納阻抗:7 Ohms 最大工作溫度:+ 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-214AC 封裝:Reel |
| NZ9F11VT5G | 功能描述:穩(wěn)壓二極管 ZENER DIODE RoHS:否 制造商:Vishay Semiconductors 齊納電壓:12 V 電壓容差:5 % 電壓溫度系數(shù):0.075 % / K 齊納電流: 功率耗散:3 W 最大反向漏泄電流:3 uA 最大齊納阻抗:7 Ohms 最大工作溫度:+ 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-214AC 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。