參數(shù)資料
型號(hào): NZ48F4L0QTZ
廠商: Intel Corp.
英文描述: StrataFlash Wireless Memory
中文描述: 無(wú)線的StrataFlash存儲(chǔ)器
文件頁(yè)數(shù): 48/106頁(yè)
文件大?。?/td> 1272K
代理商: NZ48F4L0QTZ
Intel StrataFlash Wireless Memory (L18)
April 2005
48
Intel StrataFlash Wireless Memory (L18)
Order Number: 251902, Revision: 009
Datasheet
9.3
Command Definitions
Valid device command codes and descriptions are shown in
Table 9
.
Protection
Program Protection Register
2
Write
PRA
0xC0
Write
PRA
PD
Program Lock Register
2
Write
LRA
0xC0
Write
LRA
LRD
Configuration
Program Read Configuration Register
2
Write
RCD
0x60
Write
RCD
0x03
Notes:
1.
First command cycle address should be the same as the operation’s target address.
PnA = Address within the partition.
PBA = Partition base address.
IA = Identification code address offset.
QA = CFI Query address offset.
BA = Address within the block.
WA = Word address of memory location to be written.
PRA = Protection Register address.
LRA = Lock Register address.
X = Any valid address within the device.
ID = Identifier data.
QD = Query data on DQ[15:0].
SRD = Status Register data.
WD = Word data.
N = Word count of data to be loaded into the write buffer.
PD = Protection Register data.
PD = Protection Register data.
LRD = Lock Register data.
RCD = Read Configuration Register data on A[15:0]. A[MAX:16] can select any partition
.
The second cycle of the Buffered Program Command is the word count of the data to be loaded into the write buffer. This
is followed by up to 32 words of data.Then the confirm command (0xD0) is issued, triggering the array programming
operation.
The confirm command (0xD0) is followed by the buffer data.
2.
3.
4.
Table 8.
Command Bus Cycles (Sheet 2 of 2)
Mode
Command
Bus
Cycles
First Bus Cycle
Second Bus Cycle
Oper
Addr
1
Data
2
Oper
Addr
1
Data
2
Table 9.
Command Codes and Definitions (Sheet 1 of 2)
Mode
Code Device Mode
0xFF Read Array
Description
Read
Places the addressed partition in Read Array mode. Array data is output on DQ[15:0].
Places the addressed partition in Read Status Register mode. The partition enters this
mode after a program or erase command is issued. Status Register data is output on
DQ[7:0].
0x70Register
0x90
Read Device
ID or
Configuration
Register
Places the addressed partition in Read Device Identifier mode. Subsequent reads from
addresses within the partition outputs manufacturer/device codes, Configuration Register
data, Block Lock status, or Protection Register data on DQ[15:0].
0x98 Read Query
Places the addressed partition in Read Query mode. Subsequent reads from the partition
addresses output Common Flash Interface information on DQ[7:0].
The WSM can only set Status Register error bits. The Clear Status Register command is
used to clear the SR error bits.
0x50Register
相關(guān)PDF資料
PDF描述
NZD560A NPN Low Saturation Transistor
NZF220DFT1G EMI Filter with ESD Protection
NZF220TT1 EMI Filter with ESD Protection(帶ESD保護(hù)功能的EMI濾波器)
NZL5V1AXV3T1 Zener Voltage Regulators (SC-89 Dual Common Anode Zeners for ESD Protection)
NZL5V6AXV3T1 Zener Voltage Regulators(齊納穩(wěn)壓管)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NZ600N18K 制造商:n/a 功能描述:Power Module
NZ9F10VST5G 功能描述:穩(wěn)壓二極管 ZENER DIODE RoHS:否 制造商:Vishay Semiconductors 齊納電壓:12 V 電壓容差:5 % 電壓溫度系數(shù):0.075 % / K 齊納電流: 功率耗散:3 W 最大反向漏泄電流:3 uA 最大齊納阻抗:7 Ohms 最大工作溫度:+ 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-214AC 封裝:Reel
NZ9F10VT5G 功能描述:穩(wěn)壓二極管 ZENER DIODE RoHS:否 制造商:Vishay Semiconductors 齊納電壓:12 V 電壓容差:5 % 電壓溫度系數(shù):0.075 % / K 齊納電流: 功率耗散:3 W 最大反向漏泄電流:3 uA 最大齊納阻抗:7 Ohms 最大工作溫度:+ 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-214AC 封裝:Reel
NZ9F11VST5G 功能描述:穩(wěn)壓二極管 ZENER DIODE RoHS:否 制造商:Vishay Semiconductors 齊納電壓:12 V 電壓容差:5 % 電壓溫度系數(shù):0.075 % / K 齊納電流: 功率耗散:3 W 最大反向漏泄電流:3 uA 最大齊納阻抗:7 Ohms 最大工作溫度:+ 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-214AC 封裝:Reel
NZ9F11VT5G 功能描述:穩(wěn)壓二極管 ZENER DIODE RoHS:否 制造商:Vishay Semiconductors 齊納電壓:12 V 電壓容差:5 % 電壓溫度系數(shù):0.075 % / K 齊納電流: 功率耗散:3 W 最大反向漏泄電流:3 uA 最大齊納阻抗:7 Ohms 最大工作溫度:+ 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-214AC 封裝:Reel