參數(shù)資料
型號: NZ48F4L0QTZ
廠商: Intel Corp.
英文描述: StrataFlash Wireless Memory
中文描述: 無線的StrataFlash存儲器
文件頁數(shù): 47/106頁
文件大小: 1272K
代理商: NZ48F4L0QTZ
Intel StrataFlash Wireless Memory (L18)
Datasheet
Intel StrataFlash Wireless Memory (L18)
Order Number: 251902, Revision: 009
April 2005
47
After initial power-up or reset, the device defaults to asynchronous Read Array, and the Status
Register is set to 0x80. Asserting RST# de-energizes all internal circuits, and places the output
drivers in High-Z. When RST# is asserted, the device shuts down the operation in progress, a
process which takes a minimum amount of time to complete. When RST# has been deasserted, the
device is reset to asynchronous Read Array state.
Note:
If RST# is asserted during a program or erase operation, the operation is terminated and the
memory contents at the aborted location (for a program) or block (for an erase) are no longer valid,
because the data may have been only partially written or erased.
When returning from a reset (RST# deasserted), a minimum wait is required before the initial read
access outputs valid data. Also, a minimum delay is required after a reset before a write cycle can
be initiated. After this wake
-
up interval passes, normal operation is restored. See
Section 7.0, “AC
Characteristics” on page 28
for details about signal-timing.
9.2
Device Commands
Device operations are initiated by writing specific device commands to the Command User
Interface (CUI). See
Table 8, “Command Bus Cycles” on page 47
.
Several commands are used to modify array data including Word Program and Block Erase
commands. Writing either command to the CUI initiates a sequence of internally
-
timed functions
that culminate in the completion of the requested task. However, the operation can be aborted by
either asserting RST# or by issuing an appropriate suspend command.
Table 8.
Command Bus Cycles (Sheet 1 of 2)
Mode
Command
Bus
Cycles
First Bus Cycle
Second Bus Cycle
Oper
Addr
1
Data
2
Oper
Addr
1
Data
2
Read
Read Array
1
Write
PnA
0xFF
Read Device Identifier
2
Write
PnA
0x90
Read
PBA+IA
ID
CFI Query
2
Write
PnA
0x98
Read
PnA+QA QD
Read Status Register
2
Write
PnA
0x70
Read
PnA
SRD
Clear Status Register
1
Write
X
0x50
Program
Word Program
2
Write
WA
0x40/
0x10
Write
WA
WD
Buffered Program
3
>
2
Write
WA
0xE8
Write
WA
N - 1
Buffered Enhanced Factory Program
(Buffered EFP)
4
>
2
Write
WA
0x80
Write
WA
0xD0
Erase
Block Erase
2
Write
BA
0x20
Write
BA
0xD0
Suspend
Program/Erase Suspend
1
Write
X
0xB0
Program/Erase Resume
1
Write
X
0xD0
Block
Locking/
Unlocking
Lock Block
2
Write
BA
0x60
Write
BA
0x01
Unlock Block
2
Write
BA
0x60
Write
BA
0xD0
Lock-down Block
2
Write
BA
0x60
Write
BA
0x2F
相關(guān)PDF資料
PDF描述
NZD560A NPN Low Saturation Transistor
NZF220DFT1G EMI Filter with ESD Protection
NZF220TT1 EMI Filter with ESD Protection(帶ESD保護(hù)功能的EMI濾波器)
NZL5V1AXV3T1 Zener Voltage Regulators (SC-89 Dual Common Anode Zeners for ESD Protection)
NZL5V6AXV3T1 Zener Voltage Regulators(齊納穩(wěn)壓管)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NZ600N18K 制造商:n/a 功能描述:Power Module
NZ9F10VST5G 功能描述:穩(wěn)壓二極管 ZENER DIODE RoHS:否 制造商:Vishay Semiconductors 齊納電壓:12 V 電壓容差:5 % 電壓溫度系數(shù):0.075 % / K 齊納電流: 功率耗散:3 W 最大反向漏泄電流:3 uA 最大齊納阻抗:7 Ohms 最大工作溫度:+ 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-214AC 封裝:Reel
NZ9F10VT5G 功能描述:穩(wěn)壓二極管 ZENER DIODE RoHS:否 制造商:Vishay Semiconductors 齊納電壓:12 V 電壓容差:5 % 電壓溫度系數(shù):0.075 % / K 齊納電流: 功率耗散:3 W 最大反向漏泄電流:3 uA 最大齊納阻抗:7 Ohms 最大工作溫度:+ 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-214AC 封裝:Reel
NZ9F11VST5G 功能描述:穩(wěn)壓二極管 ZENER DIODE RoHS:否 制造商:Vishay Semiconductors 齊納電壓:12 V 電壓容差:5 % 電壓溫度系數(shù):0.075 % / K 齊納電流: 功率耗散:3 W 最大反向漏泄電流:3 uA 最大齊納阻抗:7 Ohms 最大工作溫度:+ 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-214AC 封裝:Reel
NZ9F11VT5G 功能描述:穩(wěn)壓二極管 ZENER DIODE RoHS:否 制造商:Vishay Semiconductors 齊納電壓:12 V 電壓容差:5 % 電壓溫度系數(shù):0.075 % / K 齊納電流: 功率耗散:3 W 最大反向漏泄電流:3 uA 最大齊納阻抗:7 Ohms 最大工作溫度:+ 150 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-214AC 封裝:Reel