參數(shù)資料
型號(hào): NS32FX200VF
廠商: National Semiconductor Corporation
英文描述: System Controller
中文描述: 系統(tǒng)控制器
文件頁(yè)數(shù): 31/94頁(yè)
文件大?。?/td> 955K
代理商: NS32FX200VF
2.0 Architecture
(Continued)
DEC
Decrement/Increment update of ADCA.
0 : ADCA incremented after each transfer cycle (if
ADA
e
1).
1 : ADCA decremented after each transfer cycle (if
ADA
e
1).
Fly-By/Memory-to-I/O Transfers, for channel 3
only (for channels 0, 1, 2: reserved).
NFBY
0 : Fly-By
1 : Memory-to-I/O
DIR
Transfer Direction.
Specifies the direction of the transfer between
memory and implied I/O device.
0 : Implied I/O Device is Destination
1 : Implied I/O Device is Source
ADA
Device Address Control. Controls the update of the
ADCA counter after each transfer cycle.
0 : ADCA address unchanged
1 : ADCA address updated
ADCA
Device Address Counter. 32-bit register.
Bits 0–23 : Hold the current address of either the
source data item or the destination lo-
cation in the Addressed Device.
Bits 24–31 : Reserved.
If the ADA bit in the MODE register is
set to ‘‘1’’, ADCA is updated, accord-
ing to DEC and FBY bits in MODE reg-
ister, after every DMA transfer.
ADRA
Device Address Register. 32-bit register. (Channels
1 and 3 only)
Bits 0–23 : Hold the starting address of the next
block to be transferred of either the
source data block or the destination
data area of the Addressed Device.
Bits 24–31 : Reserved.
ADRB
Implied I/O Device register. 32-bit register. (Chan-
nel 3 only)
Bits 0–23 : Hold the address of either the source
data block or the destination data
area of the implied I/O device.
Bits 24–31 : Reserved.
BLTC
Block Length Counter. 32-bit register.
Bits 0–23 : Hold the current number of bytes to
be transferred.
Bits 24–31 : Reserved.
BLTC is decremented, after each transfer, accord-
ing to FBY bit in MODE register.
BLTR
Block Length Register. 32-bit register. (Channels 1
and 3 only)
Bits 0–23 : Hold the number of bytes in the next
block to be transferred.
Bits 24–31 : Reserved.
A ‘‘0’’ value in the BLTR register, while the VLD
and CHEN in the CNTL register are both set to ‘‘1’’,
may cause unpredictable results.
STAT
Status register. This register has two functions:
Holds status information for the DMA channel.
Used to enable or mask the DMA interrupts for the
various terminations conditions.
7
6
5
4
3
2
1
0
Res
EOVR
res
ETC
CHAC
OVR
res
TC
TC
Terminal Count.
When set to ‘‘1’’ indicates that the transfer was
completed by a terminal count condition (BLTC)
reached 0).
OVR
Channel Overrun. (Channels 1, 3 only)
Set to ‘‘1’’, in non auto-initialize mode, when the
present transfer is completed (BLTC
e
0), but the
parameters for the next transfer are not valid (VLD
bit in CNTL is ‘‘0’’).
CHAC
Channel Active. Read Only.
When set to ‘‘1’’, indicates that the channel is ac-
tive (CHEN bit in CNTL register is ‘‘1’’ and BLTC
l
0).
This bit continuously reflects the active or inactive
status of the channel, and therefore, can only be
read. Data written to the CHAC bit is ignored.
ETC
Enables interrupt pulse when the BLTC counter
reaches 0.
0 : Disable
1 : Enable
EOVR
Enables interrupt pulse when OVR bit is set. (Chan-
nels 1, 3 only)
0 : Disable
1 : Enable
The TC and OVR bits are sticky. This means that once set
by the occurrence of the specific condition, they will remain
set until explicitly cleared by software. Those bits can be
individually cleared by writing a value into the STAT register
with the bit positions to be cleared set to ‘‘1’’. Writing ‘‘0’’ to
those bits has no effect.
CNTL
Control register.
This register is used to synchronize the channel
operation with the programming of the block trans-
fer parameters.
7
2
1
0
res
VLD
CHEN
CHEN
Channel Enable.
0 : Channel Disable
1 : Channel Enable
The CHEN bit is cleared to ‘‘0’’ in the following
cases.
(1) Upon Reset
(2) Software clears it by writing to the CNTL regis-
ter.
31
相關(guān)PDF資料
PDF描述
NS32FX210 Facsimile/Data Modem Analog Front End (AFE)
NS32FX210J Facsimile/Data Modem Analog Front End (AFE)
NS32FX210V Facsimile/Data Modem Analog Front End (AFE)
NS32FX211V Microprocessor Compatible Real Time C
NS32FX211 Microprocessor Compatible Real Time C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NS32FX200VF-25 制造商:Texas Instruments 功能描述:
NS32FX210 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Facsimile/Data Modem Analog Front End (AFE)
NS32FX210J 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Facsimile/Data Modem Analog Front End (AFE)
NS32FX210V 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Facsimile/Data Modem Analog Front End (AFE)
NS32FX211 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Microprocessor Compatible Real Time C