參數(shù)資料
型號: NS32FX200VF
廠商: National Semiconductor Corporation
英文描述: System Controller
中文描述: 系統(tǒng)控制器
文件頁數(shù): 22/94頁
文件大?。?/td> 955K
代理商: NS32FX200VF
2.0 Architecture
(Continued)
Video DAC (Shading-Compensation)
The shading-compensation circuit includes an 8-bit multiply-
ing Digital-to-Analog Converter (DAC) that multiplies SVI,
the analog input from an external video sample and hold
circuit, with a digital reference value (white line) fetched by
DMA channel 0. The Video DAC compensates for the input
offset, according to the compensation value in the SVDB
register, and the control bits in the SVHC register. By writing
to the SVDB register, it is possible to control the Video DAC
directly by software. In this case, the same 8-bit value repli-
ca should be written to both bytes of the register. When the
compensation value is greater than the input video signal,
the compensated video data signal is ‘‘0’’. The compensat-
ed video data, at the output of the video DAC, feeds the
video comparator. It also goes to an external pin (SCVO) to
enable external implementation of an Automatic Back-
ground Control (ABC) circuit.
To enable a longer latency for DMA channel 0 operations, a
double buffer is used. DMA cycles are synchronized to the
leading edge of SNH during active video window.
When DMA channel 0 is disabled, the same value should be
written to both bytes of the Scanner Video DAC Buffer
(SVDB) register.
2.4.2.4 Threshold DAC (Dithering and Automatic
Background Control)
The dithering circuit includes an 8-bit multiplying DAC that
multiplies SBG, the input from an external Automatic Back-
ground Control (ABC) circuit, with the digital dither value
from one of the eight dither bytes. The threshold DAC has
no output pin and no I
OFF
, internal offset current, but is
otherwise similar to the video DAC.
The block includes a cyclic buffer for 64 grey levels. The
cyclic buffer contains eight bytes, only one of which is ac-
cessible at any given time. Any buffer access (software
read, software write or hardware read) causes a cyclic shift
in the buffer after the access is completed. A hardware ac-
cess, on SNH leading edge, loads the value of the accessed
byte to the DAC’s input. Hardware access can take place
only during active video window. Software access is carried
out via the SDITH register. Software may not access the
buffer during active video window. The dither cyclic buffer is
shown in Figure 2-10. For a gray-level image, ABC should
be disabled by externally clamping the SBG input to a con-
stant source. For this purpose, an external analog switch,
controlled by any of the Ports module, may be used.
Note:
Eight dither registers are available on all system chips. The difference
between the number of supported gray levels lies in the different
characteristics of the associated analog circuits.
TL/EE/11331–15
FIGURE 2-10. Dither Cyclic Buffer
Video Comparator
The output of the shading-compensation (video) DAC is
compared by the video comparator with the output of the
dithering (threshold) DAC. The comparator feeds the pixel
generator.
Bitmap Accumulator
The bitmap accumulator includes a pixel generator and a
bitmap shift register. It uses DMA channel 2 to store the
bitmap into memory.
22
相關(guān)PDF資料
PDF描述
NS32FX210 Facsimile/Data Modem Analog Front End (AFE)
NS32FX210J Facsimile/Data Modem Analog Front End (AFE)
NS32FX210V Facsimile/Data Modem Analog Front End (AFE)
NS32FX211V Microprocessor Compatible Real Time C
NS32FX211 Microprocessor Compatible Real Time C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NS32FX200VF-25 制造商:Texas Instruments 功能描述:
NS32FX210 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Facsimile/Data Modem Analog Front End (AFE)
NS32FX210J 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Facsimile/Data Modem Analog Front End (AFE)
NS32FX210V 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Facsimile/Data Modem Analog Front End (AFE)
NS32FX211 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Microprocessor Compatible Real Time C