- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT90871 (Zarlink Semiconductor Inc.) Flexible 8K Digital Switch (F8KDX) PDF資料下載
參數(shù)資料
| 型號： | MT90871 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Flexible 8K Digital Switch (F8KDX) |
| 中文描述： | 靈活的8K的數(shù)字交換機（F8KDX） |
| 文件頁數(shù)： | 46/65頁 |
| 文件大小： | 639K |
| 代理商： | MT90871 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
MT90871
Data Sheet
46
Zarlink Semiconductor Inc.
13.9.5
Local Receive BER Length Register (LRXBLR)
Address 00C5h
Local BER Receive Length Register (
LRXBLR
) defines how many channels the BER sequence will be received
during each frame. The
LRXBLR
register is configured as follows:
13.9.6
Local BER Start Receive Register (LBSRR)
Address 00C6h
Local BER Start Receive Register defines the Input Stream and Start Channel and the stream in which the BER
sequence shall be received. The
LBSRR
register is configured as follows:
13.9.7
Local BER Count Register (LBCR)
Address 00C7h
Local BER Count Register contains the number of counted errors. This register is read only. The
LBCR
register is
configured as follows:
Bit
Name
Reset
Description
15-8
Reserved
0
Reserved
.
7-0
LRXBL(7:0)
0
Local Receive BER Length Bits
The binary value of these bits define the number of channels in addition to the
Start Channel allocated for the BER receiver. (i.e. Total Channels = Start
Channel + LRXBL value)
Table 30- Local Receive BER Length Register (LRXBLR) Bits
Bit
Name
Reset
Description
15-13
Reserved
0
Reserved.
12-8
LBRSA(4:0)
0
Local BER Receive Stream Address Bits
The binary value of these bits refers to the Local input stream to receive
the BER data.
7-0
LBRCA(7:0)
0
Local BER Receive Channel Address Bits
The binary value of these bits refers to the Local input Start Channel in
which the BER data will be received.
Table 31- Local BER Start Receive Register (LBSRR) Bits
Bit
Name
Reset
Description
15-0
LBC(15:0)
0
Local Bit Error Rate Count
The binary value of the bits define the Local Bit Error count.
Table 32- Local BER Count Register (LBCR) Bits
相關PDF資料 |
PDF描述 |
|---|---|
| MT90883 | TDM to Packet Processors |
| MT91600 | Programmable SLIC |
| MT91600AN | Programmable SLIC |
| MT91600AN1 | Programmable SLIC |
| MT91600ANR | Programmable SLIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MT90871AV | 制造商:Microsemi Corporation 功能描述:FLEXIBLE 8K DIGITAL SWITCH 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F8KDX 196PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F8KDX 196PBGA |
| MT90871AV2 | 制造商:Microsemi Corporation 功能描述:PB FREE FLEXIBLE 8K DIGITAL SWITCH - Bulk 制造商:Microsemi Corporation 功能描述:IC, TDM SWITCH 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F8KDX 196PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F8KDX 196PBGA |
| MT90880 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880B | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880B/IG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
發(fā)布緊急采購，3分鐘左右您將得到回復。