- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT90871 (Zarlink Semiconductor Inc.) Flexible 8K Digital Switch (F8KDX) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90871 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Flexible 8K Digital Switch (F8KDX) |
| 中文描述： | 靈活的8K的數(shù)字交換機(jī)（F8KDX） |
| 文件頁(yè)數(shù)： | 13/65頁(yè) |
| 文件大?。?/td> | 639K |
| 代理商： | MT90871 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)
Data Sheet
MT90871
13
Zarlink Semiconductor Inc.
operation, the remaining part of this document assumes the ST-BUS style frame pulse with a single width
frame pulse of 122ns and a falling active clock-edge, unless explicitly stated otherwise.
In addition, the device provides FP8o, FP16o, C8o and C16o outputs to support external devices which
connect to the Local port. The Local frame pulses (FP8o, FP16o) will be provided in the same style as the
master frame pulse (FP8i). The polarity of C8o and C16o, at the Frame Boundary, can be controlled by the
Control Register bit, COPOL. An analog phase lock loop (APLL) is used to multiply the external clock
frequency to generate an internal clock signal operated at 131.072MHz.
2.4
Backplane Frame Pulse Input and Local Frame Pulse Output Alignment
The MT90871 accepts a Backplane Frame Pulse (FP8i) and generates the Local Frame Pulse outputs, FP8o
and FP16o, which are aligned to the master frame pulse. There is a constant three frame delay for data being
switched.
For further details of Frame Pulse conditions and options see section 13.1 "Control Register (CR)", Figure 17,
Frame Boundary Conditions, ST- BUS Operation, and Figure 18, Frame Boundary Conditions, GCI - BUS
Operation.
Figure 8 - Backplane and Local Frame Pulse Alignment for Data Rates of 2Mb/s, 4Mb/s, 8Mb/s
and 16Mb/s
CH3
CH7
CH0
CH1
CH2
BSTi/BSTo0-15
(16Mb/s)
C8o
FP8o
LSTi/LSTo0-15
(2Mb/s)
LSTi/LSTo0-15
(4Mb/s)
LSTi/LSTo0-15
(8Mb/s)
LSTi/LSTo0-15
(16Mb/s)
CH2
CH1
CH0
CH6
CH5
CH4
CH3
CH2
CH0
CH4
CH5
CH10
CH9
CH8
CH11
CH
15
CH
14
CH
13
CH
12
CH
11
CH
10
CH
9
CH
8
CH
7
CH
6
CH
5
CH
4
CH
3
CH
2
CH
1
CH
0
CH
19
CH
18
CH
17
CH
16
CH
23
CH
22
CH
21
CH
20
CH1
CH
3
CH
2
CH
1
CH
0
CH
7
CH
6
CH
5
CH
4
CH
11
CH
10
CH
9
CH
8
CH
15
CH
14
CH
13
CH
12
CH
17
CH
16
CH
21
CH
20
CH
19
CH
18
CH
23
CH
22
FP8i
C8i
CH3
CH7
CH0
CH1
CH2
(2Mb/s)
BSTi/BSTo0-15
(4Mb/s)
BSTi/BSTo0-15
CH2
CH1
CH0
CH6
CH5
CH4
CH3
CH2
CH0
CH4
CH5
CH10
CH9
CH8
CH11
CH1
BSTi/BSTo0-15
(8Mb/s)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90883 | TDM to Packet Processors |
| MT91600 | Programmable SLIC |
| MT91600AN | Programmable SLIC |
| MT91600AN1 | Programmable SLIC |
| MT91600ANR | Programmable SLIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90871AV | 制造商:Microsemi Corporation 功能描述:FLEXIBLE 8K DIGITAL SWITCH 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F8KDX 196PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F8KDX 196PBGA |
| MT90871AV2 | 制造商:Microsemi Corporation 功能描述:PB FREE FLEXIBLE 8K DIGITAL SWITCH - Bulk 制造商:Microsemi Corporation 功能描述:IC, TDM SWITCH 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F8KDX 196PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F8KDX 196PBGA |
| MT90880 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880B | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880B/IG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。