參數(shù)資料
型號： MSC8103M1200F
廠商： MOTOROLA INC
元件分類： 數(shù)字信號處理
英文描述： 64-BIT, 75 MHz, OTHER DSP, PBGA332
封裝： 17 X 17 MM, FLIP-CHIP, PLASTIC, BGA-332
文件頁數(shù)： 62/120頁
文件大?。?/td> 1952K
代理商： MSC8103M1200F
1-42
Communications Processor Module (CPM) Ports
PD19
FCC1: TXADDR4
UTOPIA master
FCC1: TXADDR4
UTOPIA slave
FCC1: TXCLAV3
UTOPIA multi-PHY master,
direct polling
BRG1O
SPI: SPISEL
Output
Input
Output
Input
FCC1: Multi-PHY Master Transmit Address Bit 4
Multiplexed Polling
In the ATM UTOPIA master interface supported by FCC1
using multiplexed polling, this is transmit address bit 4.
FCC1: UTOPIA Slave Transmit Address Bit 4
In the ATM UTOPIA slave interface supported by FCC1
using multiplexed polling, this is transmit address bit 4.
FCC1: UTOPIA Multi-PHY master Transmit Cell
Available 3 Direct Polling
In the ATM UTOPIA master interface supported by FCC1
using direct polling, TXCLAV3 is asserted by an external
UTOPIA slave PHY to indicate that it can accept one
complete ATM cell.
Baud Rate Generator 1 Output
The CPM supports up to 8 BRGs. The BRGs can be used
internally by the bank-of-clocks selection logic and/or
provide an output to one of the 8 BRG pins. BRG1O can be
the internal input to the SIU timers. When CLK5 is selected
(see PC27 above), it is the source for BRG1O which is the
default input for the SIU timers. See the System Interface
Unit (SIU) chapter in the MSC8103 Technical Reference
manual for additional information. If CLK5 is not enabled,
BRG1O uses an internal input. If TMCLK is enabled (see
PC26 above), the BRG1O input to the SIU timers is
disabled.
SPI: Select
The SPI interface comprises four signals: master out slave
in (SPIMOSI), master in slave out (SPIMISO), clock
(SPICLK) and select (SPISEL). The SPI can be configured
as a slave or master in single- or multiple-master
environments. SPISEL is the enable input to the SPI slave.
In a multimaster environment, SPISEL (always an input)
detects an error when more than one master is operating.
SPI masters must output a slave select signal to enable SPI
slave devices by using a separate general-purpose I/O
signal. Assertion of an SPI SPISEL while it is master causes
an error.
Table 1-10. Port D Signals (Continued)
Name
Dedicated
I/O Data
Direction
Description
General-
Purpose
I/O
Peripheral Controller:
Dedicated I/O
Protocol
相關(guān)PDF資料
PDF描述
MSC8103M1100F 64-BIT, 68.75 MHz, OTHER DSP, PBGA332
MSC8154SVT1000B 0-BIT, OTHER DSP, PBGA783
MSC8154TVT1000B 0-BIT, OTHER DSP, PBGA783
MSC8156ESVT1000B 0-BIT, OTHER DSP, PBGA783
MSC8156ETVT1000B 0-BIT, OTHER DSP, PBGA783
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8103RM/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor
MSC8103VT1100F 功能描述:IC DSP 16BIT 275MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
MSC8103VT1200F 功能描述:IC DSP 16BIT 300MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
MSC81058 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC81090 制造商:ASI 制造商全稱:ASI 功能描述:NPN SILICON RF POWER TRANSISTOR
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*