參數(shù)資料
型號(hào): MSC8103M1200F
廠商: MOTOROLA INC
元件分類: 數(shù)字信號(hào)處理
英文描述: 64-BIT, 75 MHz, OTHER DSP, PBGA332
封裝: 17 X 17 MM, FLIP-CHIP, PLASTIC, BGA-332
文件頁數(shù): 26/120頁
文件大?。?/td> 1952K
代理商: MSC8103M1200F
1-9
System Bus, HDI16, and Interrupt Signals
Reserved
BADDR29
IRQ2
Output
Input
The primary configuration is reserved.
Burst Address 29
1
One of five outputs of the memory controller. These pins connect directly to
memory devices controlled by the MSC8103 memory controller.
Interrupt Request 21
One of eight external lines that can request a service routine, via the internal
interrupt controller, from the SC140 core.
Reserved
BADDR30
IRQ3
Output
Input
The primary configuration is reserved.
Burst Address 30
1
One of five outputs of the memory controller. These pins connect directly to
memory devices controlled by the MSC8103 memory controller.
Interrupt Request 31
One of eight external lines that can request a service routine, via the internal
interrupt controller, from the SC140 core.
Reserved
BADDR31
IRQ5
Output
Input
The primary configuration is reserved.
Burst Address 31
1
One of five outputs of the memory controller. These pins connect directly to
memory devices controlled by the MSC8103 memory controller.
Interrupt Request 51
One of eight external lines that can request a service routine, via the internal
interrupt controller, from the SC140 core.
BR
Input/Output
Output
Input
Bus Request2
An output when an external arbiter is used. The MSC8103 asserts this pin to
request ownership of the bus.
An input when an internal arbiter is used. An external master should assert this pin
to request bus ownership from the internal arbiter.
BG
Input/Output
Output
Input
Bus Grant2
An output when an internal arbiter is used. The MSC8103 asserts this pin to grant
bus ownership to an external bus master.
An input when an external arbiter is used. The external arbiter should assert this
pin to grant bus ownership to the MSC8103.
ABB
IRQ2
Input/Output
Output
Input
Address Bus Busy1
The MSC8103 asserts this pin for the duration of the address bus tenure. Following
an address acknowledge (AACK) signal, which terminates the address bus tenure,
the MSC8103 deasserts ABB for a fraction of a bus cycle and then stops driving
this pin.
The MSC8103 does not assume bus ownership as long as it senses that this pin is
asserted by an external bus master.
Interrupt Request 21
One of the eight external lines that can request a service routine, via the internal
interrupt controller, from the SC140 core.
Table 1-5.
System Bus, HDI16, and Interrupt Signals (Continued)
Signal
Data Flow
Description
相關(guān)PDF資料
PDF描述
MSC8103M1100F 64-BIT, 68.75 MHz, OTHER DSP, PBGA332
MSC8154SVT1000B 0-BIT, OTHER DSP, PBGA783
MSC8154TVT1000B 0-BIT, OTHER DSP, PBGA783
MSC8156ESVT1000B 0-BIT, OTHER DSP, PBGA783
MSC8156ETVT1000B 0-BIT, OTHER DSP, PBGA783
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8103RM/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor
MSC8103VT1100F 功能描述:IC DSP 16BIT 275MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
MSC8103VT1200F 功能描述:IC DSP 16BIT 300MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
MSC81058 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC81090 制造商:ASI 制造商全稱:ASI 功能描述:NPN SILICON RF POWER TRANSISTOR