參數(shù)資料
型號: MSC8103M1200F
廠商: MOTOROLA INC
元件分類: 數(shù)字信號處理
英文描述: 64-BIT, 75 MHz, OTHER DSP, PBGA332
封裝: 17 X 17 MM, FLIP-CHIP, PLASTIC, BGA-332
文件頁數(shù): 56/120頁
文件大?。?/td> 1952K
代理商: MSC8103M1200F
1-36
Communications Processor Module (CPM) Ports
PC15
SMC2: SMTXD
SCC1: CTS/CLSN
FCC1: TXADDR0
UTOPIA master
FCC1: TXADDR0
UTOPIA slave
Output
Input
Output
Input
SMC2: Serial Management Transmit Data
Supported by SMC2. The SMC interface consists of SMTXD,
SMRXD, SMSYN, and a clock. Not all signals are used for all
applications. SMCs are full-duplex ports that support three
protocols or modes: UART, transparent, or general-circuit
interface (GCI). See also PA9.
SCC1: Clear To Send, Collision
Typically used in conjunction with RTS. The MSC8103 SCC1
transmitter sends out a request to send data signal (RTS).
The request is accepted when CTS is returned low. CLSN is
the signal used in Ethernet mode. See also PC29.
FCC1: UTOPIA Master Transmit Address Bit 0
In the ATM UTOPIA master interface supported by FCC1, this
is transmit address bit 0.
FCC1: UTOPIA Slave Transmit Address Bit 0
In the ATM UTOPIA slave interface supported by FCC1, this
is transmit address bit 0.
PC14
SI1: L1ST2
SCC1: CD, RENA
FCC1: RXADDR0
UTOPIA master
FCC1: RXADDR0
UTOPIA slave
Output
Input
Output
Input
Serial Interface 1: Layer 1 Strobe 2
In the time-slot assigner supported by SI1. The MSC8103
time-slot assigner supports up to four strobe outputs that can
be asserted on a bit or byte basis. The strobe outputs are
useful for interfacing to other devices that do not support the
multiplexed interface or for enabling/disabling three-state I/O
buffers in a multiple-transmitter architecture. These strobes
can also be generate output wave forms for such applications
as stepper-motor control.
SCC1: Carrier Detect, Receive Enable
Typically used in conjunction with RTS supported by SCC1.
The MSC8103 SCC1 transmitter requests the receiver to
send data by asserting RTS low. The request is accepted
when CTS is returned low.
FCC1: UTOPIA Multi-PHY Master Receive Address Bit 0
In the ATM UTOPIA master interface supported by FCC1, this
is receive address bit 0.
FCC1: UTOPIA Multi-PHY Slave Receive Address Bit 0
In the ATM UTOPIA slave interface supported by FCC1, this
is receive address bit 0.
Table 1-9. Port C Signals (Continued)
Name
Dedicated
I/O Data
Direction
Description
General-
Purpose
I/O
Peripheral Controller:
Dedicated I/O
Protocol
相關(guān)PDF資料
PDF描述
MSC8103M1100F 64-BIT, 68.75 MHz, OTHER DSP, PBGA332
MSC8154SVT1000B 0-BIT, OTHER DSP, PBGA783
MSC8154TVT1000B 0-BIT, OTHER DSP, PBGA783
MSC8156ESVT1000B 0-BIT, OTHER DSP, PBGA783
MSC8156ETVT1000B 0-BIT, OTHER DSP, PBGA783
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8103RM/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor
MSC8103VT1100F 功能描述:IC DSP 16BIT 275MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
MSC8103VT1200F 功能描述:IC DSP 16BIT 300MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
MSC81058 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC81090 制造商:ASI 制造商全稱:ASI 功能描述:NPN SILICON RF POWER TRANSISTOR