- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45337 > MPC5200VR400BR2 (FREESCALE SEMICONDUCTOR INC) 32-BIT, 400 MHz, MICROPROCESSOR, PBGA272 PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC5200VR400BR2 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA272 |
| 封裝： | 27 X 27 MM, 1.27 MM PITCH, ROHS COMPLIANT, PLASTIC, BGA-272 |
| 文件頁(yè)數(shù)： | 20/72頁(yè) |
| 文件大?。?/td> | 978K |
| 代理商： | MPC5200VR400BR2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)
MPC5200B Data Sheet, Rev. 4
Freescale Semiconductor
27
1.3.8.3
MUXed Mode
NOTES:
1. ACK can shorten the CS pulse width.
Wait States (WS) can be programmed in the Chip Select X Register, Bit field WaitP and WaitX. It can be specified from
0–65535.
2. ACK is input and can be used to shorten the CS pulse width.
3. Deadcycles are only used, if no arbitration to an other module (ATA or PCI) of the shared local bus happens. If arbitration
happens the bus can be driven within 4 IPB clocks by an other modules.
Table 26. MUXed Mode Timing
Sym
Description
Min
Max
Units
Notes
SpecID
tCSA
PCI CLK to CS assertion
4.6
10.6
ns
—
A7.39
tCSN
PCI CLK to CS negation
2.9
7.0
ns
—
A7.40
tALEA
PCI CLK to ALE assertion
—3.6
ns
—
A7.41
t1
ALE assertion before Address, Bank,
TSIZ assertion
—5.7
ns
—
A7.42
t2
CS assertion before Address, Bank,
TSIZ negation
—–1.2
ns
—
A7.43
t3
CS assertion before Data wr valid
—–1.2
ns
—
A7.44
t4
Data wr hold after CS negation
tIPBIck
—ns
—
A7.45
t5
Data rd setup before CS negation
8.5
—ns
—
A7.46
t6
Data rd hold after CS negation
0
(DC + 1) × tPCIck
ns
(1),(3)
A7.47
t7
ALE pulse width
—tPCIck
ns
—
A7.48
tTSA
CS assertion after TS assertion
—6.9
ns
—
A7.49
t8
TS pulse width
—tPCIck
ns
—
A7.50
t9
CS pulse width
(2 + WS) × tPCIck (2 + WS) × tPCIck
ns
—
A7.51
tOEA
OE assertion before CS assertion
—4.7
ns
—
A7.52
tOEN
OE negation before CS negation
—5.9
ns
—
A7.53
t10
RW assertion before ALE assertion
tIPBIck
—ns
—
A7.54
t11
RW negation after CS negation
—tPCIck
ns
—
A7.55
t12
ACK assertion after CS assertion
tIPBIck
—ns
(2)
A7.56
t13
ACK negation after CS negation
—tPCIck
ns
(2)
A7.57
t14
ALE negation to CS assertion
—tPCIck
ns
A7.58
t15
ACK change before PCI clock
—2.0
ns
(2)
A7.59
t16
ACK change after PCI clock
—4.4
ns
(2)
A7.60
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC5534MVF66 | MICROCONTROLLER, PBGA208 |
| MPC5534MZQ40 | MICROCONTROLLER, PBGA324 |
| MPC5534MZQ66 | MICROCONTROLLER, PBGA324 |
| MPC5534MZQ80 | FLASH, 80 MHz, MICROCONTROLLER, PBGA324 |
| MPC5534MVF40 | MICROCONTROLLER, PBGA208 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC52100J | 功能描述:厚膜電阻器 - 透孔 RoHS:否 制造商:Caddock 電阻:27 kOhms 容差:1 % 功率額定值:8 W 溫度系數(shù):50 PPM / C 系列:MS 端接類型:Axial 電壓額定值:2 kV 工作溫度范圍:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封裝:Bulk |
| MPC52100J | 制造商:TE Connectivity 功能描述:RESISTOR 5W 10R |
| MPC52100J | 制造商:TE Connectivity 功能描述:RESISTOR THICK FILM 10OHM 5W 5% 制造商:TE Connectivity 功能描述:RESISTOR, THICK FILM, 10 OHM, 5W, 5% |
| MPC52101J | 功能描述:厚膜電阻器 - 透孔 MPC5 100R 5% RoHS:否 制造商:Caddock 電阻:27 kOhms 容差:1 % 功率額定值:8 W 溫度系數(shù):50 PPM / C 系列:MS 端接類型:Axial 電壓額定值:2 kV 工作溫度范圍:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封裝:Bulk |
| MPC52101J | 制造商:TE Connectivity 功能描述:RESISTOR 5W 100R |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。