- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69032 > MCIMX514AJM6C (FREESCALE SEMICONDUCTOR INC) SPECIALTY MICROPROCESSOR CIRCUIT, PBGA529 PDF資料下載
參數(shù)資料
| 型號： | MCIMX514AJM6C |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA529 |
| 封裝： | 19 X 19 MM, 0.8 MM PITCH, ROHS COMPLIANT, BGA-529 |
| 文件頁數(shù)： | 118/172頁 |
| 文件大?。?/td> | 2218K |
| 代理商： | MCIMX514AJM6C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁當前第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁
Features
i.MX51A Automotive and Infotainment Applications Processors, Rev. 4
Freescale Semiconductor
5
EMI
External
Memory
Interface
Connectivity
Peripherals
The EMI is an external and internal memory interface. It performs arbitration
between multi-AXI masters to multi-memory controllers, divided into four major
channels: fast memories (Mobile DDR, DDR2) channel, slow memories
(NOR-FLASH/PSRAM/NAND-FLASH and so on) channel, internal memory
(RAM, ROM) channel and graphical memory (GMEM) Channel.
In order to increase the bandwidth performance, the EMI separates the buffering
and the arbitration between different channels so parallel accesses can occur.
By separating the channels, slow accesses do not interfere with fast accesses.
EMI features:
64-bit and 32-bit AXI ports
Enhanced arbitration scheme for fast channel, including dynamic master
priority, and taking into account which pages are open or closed and what type
(Read or Write) was the last access
Flexible bank interleaving
Supports 16/32-bit Mobile DDR up to 200 MHz SDCLK (mDDR400)
Supports 16/32-bit (Non-Mobile) DDR2 up to 200 MHz SDCLK (DDR2-400)
Supports up to 2 Gbit Mobile DDR memories
Supports 16-bit (in muxed mode only) PSRAM memories (sync and async
operating modes), at slow frequency, for debugging purposes
Supports 32-bit NOR-Flash memories (only in muxed mode), at slow
frequencies for debugging purposes
Supports 4/8-ECC, page sizes of 512 Bytes, 2 Kbytes and 4 Kbytes
NAND-Flash (including MLC)
Multiple chip selects
Enhanced Mobile DDR memory controller, supporting access latency hiding
Supports watermarking for security (Internal and external memories)
Supports Samsung OneNAND
(only in muxed I/O mode)
EPIT-1
EPIT-2
Enhanced
Periodic
Interrupt
Timer
Peripherals
Each EPIT is a 32-bit “set and forget” timer that starts counting after the EPIT is
enabled by software. It is capable of providing precise interrupts at regular
intervals with minimal processor intervention. It has a 12-bit prescaler for division
of input clock frequency to get the required time setting for the interrupts to occur,
and counter values can be programmed on the fly.
eSDHC-1
eSDHC-2
eSDHC-3
Enhanced
Multi-Media
Card/
Secure Digital
Host
Controller
Connectivity
Peripherals
The features of the eSDHC module, when serving as host, include the following:
Conforms to SD Host Controller Standard Specification version 2.0
Compatible with the MMC System Specification version 4.2
Compatible with the SD Memory Card Specification version 2.0
Compatible with the SDIO Card Specification version 1.2
Designed to work with SD Memory, miniSD Memory, SDIO, miniSDIO, SD
Combo, MMC and MMC RS cards
Configurable to work in one of the following modes:
—SD/SDIO 1-bit, 4-bit
—MMC 1-bit, 4-bit, 8-bit
Full-/high-speed mode
Host clock frequency variable between 32 kHz to 52 MHz
Up to 200 Mbps data transfer for SD/SDIO cards using four parallel data lines
Up to 416 Mbps data transfer for MMC cards using eight parallel data lines
Table 2. i.MX51A Digital and Analog Modules (continued)
Block
Mnemonic
Block Name
Subsystem
Brief Description
相關PDF資料 |
PDF描述 |
|---|---|
| MCIMX537CVV8C | 32-BIT, 800 MHz, RISC PROCESSOR, PBGA529 |
| MCM16Y1BACFT16 | 16-BIT, MROM, MICROCONTROLLER, PQFP160 |
| MCM16Y1BGCFT16 | 16-BIT, MROM, MICROCONTROLLER, PQFP160 |
| M68HC16Y1CFC | 16-BIT, MROM, MICROCONTROLLER, PQFP16 |
| MCV14AI/SL | 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MCIMX514AJM6CR2 | 制造商:Freescale Semiconductor 功能描述:ELVIS 3.0 AUTO - Tape and Reel |
| MCIMX515CJM6C | 功能描述:處理器 - 專門應用 iMX515 App Processor RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
| MCIMX515CJM6CR2 | 功能描述:處理器 - 專門應用 i.MX51 32bit 800 MHz RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
| MCIMX515DJM8C | 功能描述:處理器 - 專門應用 iMX515 App Processor Extended Temp RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
| MCIMX515DJM8C | 制造商:Freescale Semiconductor 功能描述:; LEADED PROCESS COMPATIBLE:YES; PEAK RE |
發(fā)布緊急采購，3分鐘左右您將得到回復。