參數(shù)資料
型號(hào): MC68HC912BL16FU8
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP64
封裝: QFP-64
文件頁數(shù): 18/128頁
文件大?。?/td> 532K
代理商: MC68HC912BL16FU8
MOTOROLA
MC68HC912BL16
114
MC68HC912BL16TS/D
Because BDM control logic does not reside in the CPU, BDM hardware commands can be executed
while the CPU is operating normally. The control logic generally uses CPU dead cycles to execute these
commands, but can steal cycles from the CPU when necessary. Other BDM commands are firmware
based, and require the CPU to be in active background mode for execution. While BDM is active, the
CPU executes a firmware program located in a small on-chip ROM that is available in the standard 64-
Kbyte memory map only while BDM is active.
The BDM control logic communicates with an external host development system serially, via the BKGD
pin. This single-wire approach minimizes the number of pins needed for development support.
15.2.1 BDM Serial Interface
The BDM serial interface requires the external controller to generate a falling edge on the BKGD pin to
indicate the start of each bit time. The external controller provides this falling edge whether data is trans-
mitted or received.
BKGD is a pseudo-open-drain pin that can be driven either by an external controller or by the MCU.
Data is transferred MSB first at 16 E-clock cycles per bit (nominal speed). The interface times out if 512
E-clock cycles occur between falling edges from the host. The hardware clears the command register
when this time-out occurs.
The BKGD pin can receive a high or low level or transmit a high or low level. The following diagrams
show timing for each of these cases. Interface timing is synchronous to MCU clocks but asynchronous
to the external host. The internal clock signal is shown for reference in counting cycles.
Figure 28 shows an external host transmitting a logic one or zero to the BKGD pin of a target M68HC12
MCU. The host is asynchronous to the target so there is a 0-to-1 cycle delay from the host-generated
falling edge to where the target perceives the beginning of the bit time. Ten target E cycles later, the
target senses the bit level on the BKGD pin. Typically the host actively drives the pseudo-open-drain
BKGD pin during host-to-target transmissions to speed up rising edges. Since the target does not drive
the BKGD pin during this period, there is no need to treat the line as an open-drain signal during host-
to-target transmissions.
Figure 28 BDM Host to Target Serial Bit Timing
HC12A4 BDM HOST TOTARGETTIM
EARLIEST
STARTOF
NEXT BIT
TARGET SENSES BIT
10 CYCLES
SYNCHRONIZATION
UNCERTAINTY
E CLOCK
(TARGET MCU)
HOST
TRANSMIT 1
HOST
TRANSMIT 0
PERCEIVED
START
OF BIT TIME
相關(guān)PDF資料
PDF描述
MC68HC9SR12CFAR2 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP48
MC68HC9SR12CFAR2 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP48
MC68HC9SR12MFAR2 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP48
MC68HC08SR12MB 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42
MC68HCL05C8P 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC916P1CAA16 功能描述:16位微控制器 - MCU 16B MCU 32K FLASH RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT
MC68HC916P1CFU16 制造商:Rochester Electronics LLC 功能描述:16BIT W/32KB FLASH EEPRO - Bulk
MC68HC916P1VAA16 功能描述:IC MCU 32K FLASH 16MHZ 80-QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:HC16 標(biāo)準(zhǔn)包裝:1 系列:AVR® ATmega 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C,SPI,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,POR,PWM,WDT 輸入/輸出數(shù):32 程序存儲(chǔ)器容量:32KB(16K x 16) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:1K x 8 RAM 容量:2K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:44-TQFP 包裝:剪切帶 (CT) 其它名稱:ATMEGA324P-B15AZCT
MC68HC916P3CFU16 制造商:Rochester Electronics LLC 功能描述:16BIT MCU FOR GENERAL - Bulk
MC68HC98LJ12CFU 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述: