參數(shù)資料
型號(hào): MC68HC05CJ4FB
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44
封裝: PLASTIC, QFP-44
文件頁(yè)數(shù): 67/114頁(yè)
文件大?。?/td> 4047K
代理商: MC68HC05CJ4FB
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)當(dāng)前第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
GENERAL RELEASE SPECIFICATION
SERIAL COMMUNICATIONS INTERFACE
Rev. 2.1
8-19
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
IDLE — Idle Line Detected Flag
This bit is set when a receiver idle line is detected (the receipt of a minimum of
10/11 consecutive ones). This bit will not be set by the idle line condition when
the RWU bit is set. Once cleared, IDLE will not be set again until after RDRF has
been set (until after the line has been active and becomes idle again).
OR — Over-Run Error Flag
This bit is set when a new byte is ready to be transferred from the receiver shift
register to the receiver data register and the receive data register is already full
(RDRF bit is set). Data transfer is inhibited until this bit is cleared.
NF — Noise Error Flag
This bit is set if there is noise on a “valid” start bit, any of the data bits, or on the
stop bit. The NF bit is set during the same cycle as the RDRF bit but does not
get set in the case of an over run (OR).
FE — Framing Error Flag
This bit is set when the word boundaries in the bit stream are not synchronized
with the receiver bit counter (generated by the reception of a logic zero bit where
a stop bit was expected). The FE bit reflects the status of the byte in the receive
data register and the transfer from the receive shifter to the receive data register
is inhibited in the case of over run. The FE bit is set during the same cycle as
the RDRF bit but does not get set in the case of an over run (OR). The framing
error flag inhibits further transfer of data into the RDR until it is cleared.
PF — Parity Error Flag
This bit is set when the received data’s parity does not match its parity bit. This
feature is active only when parity is enabled. The type of parity tested for is
determined by the PT (parity type) bit in SCCR1.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68HC705CJ4FB 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP44
MC68HC05E0FN 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQCC68
MC68HC05E5P 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP28
MC68HC05E5DW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28
MC68HC05J1ACP 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05CT4FB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05CT4FN 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05D9 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-bit microcomputer with PWM outputs and LED drive
MC68HC05E0 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
MC68HC05E0FN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller