- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69026 > MC68HC05CJ4FB (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05CJ4FB |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | PLASTIC, QFP-44 |
| 文件頁數(shù)： | 50/114頁 |
| 文件大小： | 4047K |
| 代理商： | MC68HC05CJ4FB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁
GENERAL RELEASE SPECIFICATION
SERIAL COMMUNICATIONS INTERFACE
Rev. 2.1
8-3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
go high and transmission will be considered to be complete. The TXD pin also will
revert to being a general purpose input line.
When the TE control bit is cleared (and left clear), the transmit logic gives up
control of the port D pin in the following controlled manner. If no data is being
shifted out and the transmitter is in an idle state (TC = 1), then when TE is cleared
the port D pin immediately reverts to being a general purpose input line. If a
transmission was still in progress (TC = 0), the character in the transmit shift
register will continue to be shifted out normally including any stop bit. When this
character is finished, the TXD pin reverts to being a general purpose input line
regardless of whether any data is pending in the TDR (TDRE is a don’t care). In
order to avoid accidentally cutting off the transmitter before the last character in a
message, the software should always wait for TDRE to go high following the last
write to TDR before clearing TE.
Another transmit-related SCI function is the send break function. This function is
used to abort transmissions by sending a minimum of 10 (11 if nine data bit format
is specified) bit times of space (logic zeros). The break function is invoked by
writing a one to the SBK bit in the SCCR2 register. If SBK is set while a
transmission is in progress, then the character in the transmit shift register will be
finished normally (including stop bit) before the break function begins. The logic
zero state on the TXD line will be a minimum of 10 (11) bit times but will continue
indefinitely as long as the SBK bit remains set. To guarantee the minimum break
time, SBK should just be toggled quickly to a one and back to zero. After a break
period, at least one bit time of mark (logic one) will be transmitted to guarantee
recognition of a subsequent start bit.
8.3 Receive Operation
The receive logic in the SCI is divided into two major sections. The first section is
a front end that synchronizes to the asynchronous receive data and evaluates the
logic sense of each bit in the serial stream. The second section controls the
functional operation and the interface to the CPU.
8.3.1 Receiver Front End
Due to the asynchronous nature of this serial communication system, the receiver
has a significant section of logic dedicated to gaining bit time synchronization with
the incoming data and evaluating the logic sense of each bit time in the serial data
stream. An understanding of this receiver front end logic is required before the
functional operation of the remaining receive logic can be explained. This receiver
front end logic uses a clock that is 16 times the baud rate frequency as a sampling
clock (The sampling clock is called the RT clock in the following discussions.). In
the remainder of this discussion, one RT is understood to be 1/16 of a bit time.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705CJ4FB | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC05E0FN | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQCC68 |
| MC68HC05E5P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP28 |
| MC68HC05E5DW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05J1ACP | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05CT4FB | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05CT4FN | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05D9 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-bit microcomputer with PWM outputs and LED drive |
| MC68HC05E0 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| MC68HC05E0FN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。