- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378661 > MC44011FN (MOTOROLA INC) BUS CONTROLLED MULTISTANDARD VIDEO PROCESSOR PDF資料下載
參數(shù)資料
| 型號： | MC44011FN |
| 廠商： | MOTOROLA INC |
| 元件分類： | 消費家電 |
| 英文描述： | BUS CONTROLLED MULTISTANDARD VIDEO PROCESSOR |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 36/52頁 |
| 文件大?。?/td> | 835K |
| 代理商： | MC44011FN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
MC44011
36
MOTOROLA ANALOG IC DEVICE DATA
Reading Flags
A read cycle need not be restricted to the vertical interval,
but may be done anytime. A flag read cycle consists of three
bytes (with three acknowledge bits):
The first byte is always the Read address for the MC44011
($8B).
The second and third bytes are the flag data.
Communication begins when a start bit (data taken low
while clock is high), initiated by the master (not the
MC44011), is detected, generating an internal reset. The first
byte (address) is then entered, and if correct, an
acknowledge is generated by the MC44011. The flag bits will
then exit the MC44011 as two 8 bit bytes at clock cycles
10–17 and 19–26. The master (receiving the data) is
expected to generate the acknowledge bits at clocks 18 and
27. The master must then generate the stop bit.
The MC44011 flags must be read on a regular basis to
determine the status of the various circuit blocks. The
MC44011 does not generate interrupts. It is recommended
the flags be read once per field or frame. See Table 16 for a
description of the flags.
Table 16. Flag Description
Clock No.
Description (When Flag = 1)
10
Internally set to a Logic 1.
11
Horizontal Loop (PLL1) enabled, indicating the loop can be driven by the incoming sync. This bit will be low upon
power up, and will change to a 1 after initialization of control Bit $86–6 and register $00.
12
Horizontal Loop (PLL1) not locked. Lack of incoming sync, or wrong sync source selection, or the wrong horizontal
frequency, will cause the Coincidence Detector to indicate a “not locked” condition.
13
Internally set to Logic 0.
14
Less than 576 horizontal lines counted per frame. This flag helps determine the applied video system. When high, a
525 line system (NTSC) is indicated. When low, a 625 line system (PAL) is indicated.
15
Vertical Countdown engaged. When high, this flag indicates the Vertical Countdown section has successfully
maintained lock for 8 consecutive fields, indicating therefor a successful vertical lock–up. This flag is low in the
Injection Lock mode.
16
Internally set to a Logic 1.
17
Internally set to a Logic 1.
18
(Acknowledge pulse).
19
Pixel clock VCO control voltage too low (< 1.7 V at Pin 16). This indicates the VCO may not function correctly as the
control voltage is near one end of its range. The DAC setting at register $7F–5/0 must be increased, and/or the
÷
2
block must be selected (set $85–7 = 1), to clear this flag.
20
Pixel clock VCO control voltage too high (> 3.3 V at Pin 16). This indicates the VCO may not function correctly as the
control voltage is near one end of its range. The DAC setting at register $7F–5/0 must be reduced, and/or the
÷
2 block
must be deselected (set $85–7 = 0) to clear this flag. This flag will be high if the VCO is off (DAC $7F = 63).
21
Internally set to a Logic 1.
22
Internally set to a Logic 0.
23
ACC Loop is active, indicating it is locked up to the color burst signal. The Color Burst amplitude must exceed
30 mVpp, and the correct crystal selected, for lock–up to occur.
24
PAL system identified by the decoder, indicating the decoder recognizes the line–by–line change in the burst phase.
When NTSC is applied, this flag is 0.
25
Not used.
26
Internally set to a Logic 0.
27
(Acknowledge pulse).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC44871DTB | PLL TUNING CIRCUIT WITH HIGH SPEED I2C BUS AND 30 V TUNING SUPPLY |
| MC68705P3CS | 8-Bit EPROM Microcomputer Unit |
| MC68705P3 | 8-Bit EPROM Microcomputer Unit |
| MC68705P3S | 8-Bit EPROM Microcomputer Unit |
| MC68705R3 | 8-Bit EPROM Microcontroller Unit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC4403 | 制造商:SHENZHENFREESCALE 制造商全稱:ShenZhen FreesCale Electronics. Co., Ltd 功能描述:P-Channel 20-V (D-S) MOSFET High performance trench technology |
| MC44030FTB | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MULTISTANDARD VIDEO SIGNAL PROCESSOR WITH INTEGRATED CHROMA DELAY LINE |
| MC44030P | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MULTISTANDARD VIDEO SIGNAL PROCESSOR WITH INTEGRATED CHROMA DELAY LINE |
| MC44035FTB | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MULTISTANDARD VIDEO SIGNAL PROCESSOR WITH INTEGRATED CHROMA DELAY LINE |
| MC44035P | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MULTISTANDARD VIDEO SIGNAL PROCESSOR WITH INTEGRATED CHROMA DELAY LINE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。