參數(shù)資料
型號: M69030
元件分類: 圖形處理器
英文描述: GRAPHICS PROCESSOR, PBGA278
文件頁數(shù): 317/387頁
文件大?。?/td> 2678K
代理商: M69030
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁第310頁第311頁第312頁第313頁第314頁第315頁第316頁當前第317頁第318頁第319頁第320頁第321頁第322頁第323頁第324頁第325頁第326頁第327頁第328頁第329頁第330頁第331頁第332頁第333頁第334頁第335頁第336頁第337頁第338頁第339頁第340頁第341頁第342頁第343頁第344頁第345頁第346頁第347頁第348頁第349頁第350頁第351頁第352頁第353頁第354頁第355頁第356頁第357頁第358頁第359頁第360頁第361頁第362頁第363頁第364頁第365頁第366頁第367頁第368頁第369頁第370頁第371頁第372頁第373頁第374頁第375頁第376頁第377頁第378頁第379頁第380頁第381頁第382頁第383頁第384頁第385頁第386頁第387頁
E-22
BitBLT Operation
`efmp69030 Databook
Revision 1.3 11/24/99
programming the BitBLT engine should begin by making sure that the BitBLT Configuration Register (XR20)
is set to 00h, to specify a color depth of 8 bits per pixel and to enable normal operation. Alternatively, if bit
23 of the BitBLT Control Register (BR04) is set to 1, then the color depth of the BitBLT engine may be set
to 8 bits per pixel by setting bits 25 and 24 of the same register to 0, although it is still necessary to ensure
that at least bit 1 of the BitBLT Configuration Register is set to 0 to enable normal operation.
The BitBLT Control Register (BR04) is used to select the features to be used in this BitBLT operation. Since
pattern data is not required for this operation, the BitBLT engine will ignore bits 22-17, however as a default,
these bits can be set to 0. Since monochrome source data will be used as the pixel mask for the per-pixel
write-masking operation used in this BitBLT operation, bits 16-14 must be set to 0, while bit 13 should be
set to 1. Bit 12 should be set to 1, to specify that the data source is monochrome. Bit 11 should be set to
0 to configure the BitBLT engine for a destination within the frame buffer. Bit 10 should be set to 1, to
indicate that the source data will be provided by the host CPU. Presuming that the host CPU will provide
the source data starting with the byte that carries the left-most pixel on the top-most scan line’s worth of the
source data, bits 9 and 8 should both be set to 0. Finally, bits 7-0 should be programmed with the 8-bit value
CCh to select the bit-wise logical operation that simply copies the source data to the destination. Selecting
this bit-wise operation in which no pattern data is used as an input, causes the BitBLT engine to
automatically forego reading pattern data from the frame buffer.
Unlike the earlier example of a pattern fill BitBLT operation where the Monochrome Source Control Register
(BR03) was entirely ignored, several features of this register will be used in this BitBLT operation. Bit 27 of
this register will be set to 0, thereby selecting the Pattern/Source Expansion Foreground Color Register
(BR02) to specify the color with which the letter “f” will be drawn. This example assumes that the source
data will be sent in one quadword that will be quadword-aligned. Therefore, bits 26, 25, and 24, which
specify alignment should be set to 1, 0, and 1, respectively. Since clipping will not be performed in this
BitBLT operation, bits 21-16, 13-8, and 5-0 should all be set to 0.
Bits 28-16 of the Source and Destination Offset Register (BR00) must be programmed with a value equal
to number of bytes in the interval between the first bytes of each adjacent scan line’s worth of destination
data. Since the color depth is 8 bits per pixel and the horizontal resolution of the display is 1024 pixels, the
value to be programmed into these bits is 400h, which is equal to the decimal value of 1024. Since the
source data used in this BitBLT operation is monochrome, the BitBLT engine will not use a byte-oriented
offset value for the source data. Therefore, bits 12-0 will be ignored.
Since the source data is monochrome, color expansion is required to convert it to color with a color depth
of 8 bits per pixel. Since the Pattern/Source Expansion Foreground Color Register (BR02) was selected to
specify the foreground color of black to be used in drawing the letter “f”, this register must be programmed
with the value for that color. With the graphics system set for a color depth of 8 bits per pixel, the actual
colors are specified in the RAMDAC palette, and the 8 bits stored in the frame buffer for each pixel actually
specify the index used to select a color from that palette. This example assumes that the color specified at
index 00h in the palette is black, and therefore bits 7-0 of this register should be set to 00h to select black
as the foreground color. The BitBLT engine ignores bits 23-8 of this register because the selected color
depth is 8 bits per pixel. Even though the color expansion being performed on the source data normally
requires that both the foreground and background colors be specified, the value used to specify the
background color is not important in this example. Per-pixel write-masking is being performed with the
monochrome source data as the pixel mask, which means that none of the pixels in the source data that will
be converted to the background color will ever be written to the destination. Since these pixels will never
be seen, the value programmed into the Pattern/Source Expansion Background Color Register (BR01) to
specify a background color is not important.
Since the CPU is providing the source data, and this source data is monochrome, the BitBLT engine ignores
all of bits 22-0 of the Source Address Register (BR06).
Bits 22-0 of the Destination Address Register (BR07) must be programmed with the address of the
destination data. This address is specified as an offset from the start of the frame buffer of the pixel at the
destination that will be written to first. In this case, the address is 20080h, which corresponds to the byte
representing the pixel at coordinates (128, 128).
相關PDF資料
PDF描述
MA4T85633 C BAND, Si, NPN, RF SMALL SIGNAL TRANSISTOR
MA4T85600 Si, RF POWER TRANSISTOR
MA4T85635 C BAND, Si, NPN, RF SMALL SIGNAL TRANSISTOR
MAT-02NBC 20 mA, 40 V, 2 CHANNEL, NPN, Si, SMALL SIGNAL TRANSISTOR
MAT-02NBCG 20 mA, 40 V, 2 CHANNEL, NPN, Si, SMALL SIGNAL TRANSISTOR
相關代理商/技術參數(shù)
參數(shù)描述
M69032 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:
M690SDM 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:SIGE SINGLE FREQUENCY VCSO
M690SDM-R01 功能描述:時鐘合成器/抖動清除器 VCSO RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
M690SDM-R02 功能描述:時鐘合成器/抖動清除器 VCSO RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
M690SDM-R03 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel