
15-20
Flat Panel Registers
`efmp69030 Databook
Revision 1.3 11/24/99
FR12
FP Format 2 Register
read/write at I/O address 3D1h with index at I/O address 3D0h set to 12h
shadowed only for pipeline A
7-6
FP Data Width
5
Force FP Data Signals High during Vertical Blank
0: Flat panel data output signals are not forced high during vertical blanking.
1: Flat panel data output signals are forced high during vertical blanking.
4
Force FP HSync (LP) during Vertical Blank
0: FP Display Enable output is generated by inverting both FP Vertical and Horizontal
Blank therefore FP Display Enable will not toggle active during Vertical Blank time. FP
HSync (LP) is not generated during Vertical Blank except when bit 3 is set to 1. This is the
default after reset.
1: FP Display Enable output is generated by inverting FP Horizontal Blank only therefore
FP Display Enable will be active during Vertical Blank time. FP HSync (LP) will also be
active during Vertical Blank.
This bit should be set only for SS panels which require FP HSync (LP) to be active during
vertical blank time when bit 3 is 0. This bit should be reset when using DD panels or when
bit 3 is 1.
3
FP Display Enable (FP Blank#) Select
0: The FP Display Enable is inactive during vertical blank time because the output comes
from inverting both the FP Vertical and Horizontal blank. FP HSync is not generated during
vertical blank except when bit 4 is set to 1. In 480-line DD panels, this option will generate
exactly 240 FP HSync (LP) pulses. This is the default after reset.
1: The FP Display Enable is active during Vertical blank time since the output comes from
inverting the FP Horizontal Blank enable. FP HSync will also be active during vertical
blank.
This bit controls FP Display Enable (FP Blank#) generation. This bit also affects FP HSync
(LP) generation.
76543
210
A
FP Data Width
(00)
Force FP
Data High
Force
HSYNC
FP Blank#
Select
(0)
Clk Mask
STN-DD
(0)
Clock Mask
(0)
Clock Divide
(0)
B
not shadowed for this pipeline
Bits
7 6
FP Data Width
0 0
16-bit panel data width. For color TFT panel this is the 565
RGB interface. This is the default after reset.
0 1
24-bit panel data width. For color the TFT panel this is the
888 RGB interface. This setting can also be used for the 24-
bit color STN-DD panel.
1 0
Reserved.
1 1
36-bit panel data width (TFT panels only). Program 000 in
shift clock divide bits of FR10.