
18-2
Memory-Mapped Wide Extension Registers
`efmp69030 Databook
Revision 1.3 11/24/99
ER00
Central Interrupt Control Register
doubleword-writable, byte/word/doubleword-readable at memory offsets 0x400600 and 0xC00600
shared by both pipelines A and B
31
BitBLT Engine Idle Interrupt Output Enable
0: No hardware interrupt is output to the host when the BitBLT engine becomes idle after
performing a BitBLT operation.
1: Causes a hardware interrupt to be output to the host when the BitBLT engine becomes
idle after performing a BitBLT operation.
30
BitBLT Engine Command Queue Low Interrupt Pending
0: Since this bit was last cleared, no interrupt has been sourced as a result of the command
queue used by the BitBLT engine going below the low watermark.
1: An interrupt was sourced as a result of the command queue used by the BitBLT engine
going below the low watermark. Writing the value of 1 to this bit will clear it to 0 (writing the
value of 0 to this bit has no effect and will be ignored).
29-19 Reserved
These bits always return the value of 0 when read.
18
Pipeline B Vertical Blanking Period Interrupt Output Enable
0: No hardware interrupt is output to the host when the last pixel of the last scan line within
the active display area is drawn on pipeline B.
1: Causes a hardware interrupt to be output to the host when the last pixel of the last scan
line within the active display area is drawn on pipeline B.
This bit always return the value of 0 when read.
17-15 Reserved
These bits always return the value of 0 when read.
14
Pipeline A Vertical Blanking Period Interrupt Output Enable
0: No hardware interrupt is output to the host when the last pixel of the last scan line within
the active display area has been drawn on pipeline A.
1: Causes a hardware interrupt to be output to the host when the last pixel of the last scan
line within the active display area has been drawn on pipeline A.
13-7
Reserved
These bits always return the value of 0 when read.
6
Video Capture Vertical Sync Interrupt Output Enable
0: No hardware interrupt is output to the host at the start of each vertical sync pulse from
the acquisition data source.
1: Causes a hardware interrupt to be output to the host at the start of each vertical sync
pulse from the acquisition data source.
5-0
Reserved
These bits always return the value of 0 when read.
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
A
&
B
BBLT
Idle
(0)
BBLT
Queue
(0)
Reserved
(00:0000:0000:0)
Pipe B
V Blnk
(0)
Reserved
(00)
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
A
&
B
Rsvd
(0)
Pipe A
V Blnk
(0)
Reserved
(00:0000:0)
V Cap
VSync
(0)
Reserved
(00:0000)