M44C892
M44C092
Rev. A5, 14-Dec-01
72 (84)
4.1.1
Serial Interface
The U505M has an I2C-like two-wire serial interface to
the microcontroller for read and write accesses to the
EEPROM. The U505M is considered to be a slave in all
these applications. That means, the controller has to be
the master that initiates the data transfer and provides the
clock for transmit and receive operations.
The serial interface is controlled by the M44C892
microcontroller which generates the serial clock and
controls the access via the SCL-line and SDA-line. SCL
is used to clock the data into and out of the device. SDA
is a bidirectional line that is used to transfer data into and
out of the device. The following protocol is used for the
data transfers.
Serial Protocol
D Data states on the SDA-line changing only while SCL
is low.
D Changes on the SDA-line while SCL is high are
interpreted as START or STOP condition.
D A START condition is defined as high to low transi-
tion on the SDA-line while the SCL-line is high.
D A STOP condition is defined as low to high transition
on the SDA-line while the SCL-line is high.
D Each data transfer must be initialized with a START
condition and terminated with a STOP condition. The
START condition wakes the device from standby
mode and the STOP condition returns the device to
standby mode.
D A receiving device generates an acknowledge (A)
after the reception of each byte. This requires an
additional clock pulse, generated by the master. If the
reception was successful the receiving master or slave
device pulls down the SDA-line during that clock
cycle. If an acknowledge is not detected (N) by the
interface in transmit mode, it will terminate further
data transmissions and go into receive mode. A master
device must finish its read operation by a non-ac-
knowledge and then send a stop condition to bring the
device into a known state.
Start
condition
Data
valid
Data
change
Data/
acknowledge
valid
Stop
condition
13884
SCL
SDA
Stand
by
Stand-
by
Figure 88. I2C protocol
D Before the START condition and after the STOP
condition the device is in stand-by mode and the SDA
line is switched as input with pull-up resistor.
D The control byte that follows the START condition de-
termines the following operation. It consists of the
5-bit row address, 2 mode control bits and the READ
/ NWRITE bit that is used to control the direction of
the following transfer. A ”0” defines a write access
and a ”1” a read access.
D Control byte format:
EEPROM address
Mode control
bits
Read/
NWrite
Start
A4
A3
A2
A1
A0
C1
C0
R/NW
Ackn
D Control byte format:
Start
Control byte
Ackn
Data byte
Ackn
Data byte
Ackn
Stop