參數(shù)資料
型號(hào)： M44C092
廠商： ATMEL CORP
元件分類： 微控制器/微處理器
英文描述： 4-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20
封裝： SSO-20
文件頁(yè)數(shù)： 3/84頁(yè)
文件大?。?/td> 643K
代理商： M44C092
M44C892
M44C892
M44C092
Rev. A5, 14-Dec-01
11 (84)
7
6
5
4
3
2
1
0
Priority
level
INT5 active
INT7 active
INT2 pending
SWI0
INT2 active
INT0 pending
INT0 active
INT2
RTI
INT5
INT3 active
INT3
RTI
INT7
Time
Main /
Autosleep
Main /
Autosleep
94 8978
Figure 8. Interrupt handling
Interrupt Processing
For processing the eight interrupt levels, the MARC4
includes an interrupt controller with two 8-bit wide
”interrupt pending” and ”interrupt active” registers. The
interrupt controller samples all interrupt requests during
every non-I/O instruction cycle and latches these in the
interrupt pending register. If no higher priority interrupt
is present in the interrupt active register, it signals the
CPU to interrupt the current program execution. If the
interrupt enable bit is set, the processor enters an interrupt
acknowledge cycle. During this cycle a short call
(SCALL) instruction to the service routine is executed
and the current PC is saved on the return stack. An
interrupt service routine is completed with the RTI
instruction. This instruction sets the interrupt enable flag,
resets
the
corresponding
bits
in
the
interrupt
pending/active register and fetches the return address
from the return stack to the program counter. When the
interrupt enable flag is reset (triggering of interrupt
routines are disabled), the execution of new interrupt
service routines is inhibited but not the logging of the
interrupt requests in the interrupt pending register. The
execution of the interrupt is delayed until the interrupt
enable flag is set again. Note that interrupts are only lost
if an interrupt request occurs while the corresponding bit
in the pending register is still set (i.e., the interrupt service
routine is not yet finished).
It should also be noted that automatic stacking of the RBR
is not carried out by the hardware and so if ROM banking
is used, the RBR must be stacked on the expression stack
by the application program and restored before the RTI.
After a master reset (power-on, brown-out or watchdog
reset), the interrupt enable flag and the interrupt pending
and interrupt active register are all reset.
Interrupt Latency
The interrupt latency is the time from the occurrence of
the interrupt to the interrupt service routine being
activated. In MARC4 this is extremely short (taking
between 3 to 5 machine cycles depending on the state of
the core).
相關(guān)PDF資料
PDF描述
M48T129Y-85PM1 0 TIMER(S), REAL TIME CLOCK, DMA32
M48T129V-70PM1 0 TIMER(S), REAL TIME CLOCK, PDIP32
M48T251Y-70PM1 0 TIMER(S), REAL TIME CLOCK, PDIP32
M48T35Y-70PC6 0 TIMER(S), REAL TIME CLOCK, PDIP28
M5M80C85AP-2 8-BIT, 5 MHz, MICROPROCESSOR, PDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M44C890 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Low-Current Microcontroller for Wireless Communication
M44C890-H 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Low-Current Microcontroller for Wireless Communication
M44S05K4F1 功能描述:汽車連接器 MX44 Terminals RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類型: 觸點(diǎn)電鍍:Nickel
M44T332538880MHZ 制造商:MEC 功能描述:
M44T3338880MHZ 制造商:MEC 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*