- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67763 > M37920F8CGP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | M37920F8CGP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 20 MM, 0.65 MM PITCH, PLASTIC, QFP-100 |
| 文件頁數(shù)： | 82/155頁 |
| 文件大?。?/td> | 1274K |
| 代理商： | M37920F8CGP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁當(dāng)前第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁
M37920F8CGP, M37920F8CHP, M37920FCCGP
M37920FCCHP, M37920FGCGP, M37920FGCHP
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
MITSUBISHI MICROCOMPUTERS
32
Chip select wait controller
By the control of the chip select wait controller (CSWC), the chip se-
lect function for the maximum of 4 blocks can be set at the bus ac-
cess to the external area.
Also, by the setting of the CSWC, port pins P90 to P93 can operate
as chip select output pins (CS0 to CS3).
Figure 14 shows a chip select output waveform example.
This chip select function determines the following items of the chip
select area: start address, address’s block size, wait number, exter-
nal data bus width, RDY control validity, DRAM specification, burst
ROM specification, and recovery cycle insertion validity.
For the external area except for areas CS0 to CS3, the processor
mode registers 0, 1 determine the above items. After reset is re-
moved, when the microcomputer starts it’s operation in the micropro-
cessor mode, area CS0 is automatically selected.
Table 12 lists the function of areas CS0 to CS3.
Figure 15 shows the CS0/CS1/CS2/CS3 control register Ls’ bit con-
figuration. These registers determine the following items of a device
to be connected: wait number, external data bus width (Note 1: The
external data bus width of area CS0 is determined by pin BYTE’s
level.), RDY control validity, DRAM space specification (Note 2: For
area CS0, this function is invalid.), burst ROM access specification,
recovery cycle insertion validity. For DRAM access, refer to the sec-
tion on the DRAM controller.
Figure 16 shows the CS0/CS1/CS2/CS3 control register Hs’ bit con-
figuration. These registers determine block size of an external area
to be connected. For areas CS1 and CS2, by selecting mode 1 with
the area CSk setting mode select bit, an chip select area can be set
to the external area in bank 0.
Figures 17 shows the area CS0/CS1/CS2/CS3 start address regis-
ters’ bit configuration. For details of these addresses’ setting, see
Figures 18 to 20.
When area CSi is accessed
φ1
A23 to A0
ALE
RD,
When the same area CSi is accessed sequentially
φ1
A23 to A0
ALE
RD,
Address + 2
One access
cycle
Address
One access
cycle
Address
CSi
BLW, BHW
One access
cycle
CSi
Fig. 14 Chip select output waveform example
q Burst ROM access
For ROM supporting the burst ROM access, the burst ROM access
can be specified. The burst ROM access is valid only when the ex-
ternal data bus width = 16 bits with an instruction prefetched. In the
other cases, the normal access is performed regardless of the con-
tents of the burst ROM access select bit.
Figure 21 shows a waveform example at burst ROM access.
When an instruction is prefetched from the burst ROM, 8 bytes are
fetched starting from an 8-byte boundary (the low-order 3 bits of ad-
dress, A2, A1, A0 = “000”) in waveform (a). When branched, regard-
less of the 8-byte boundary of the branch destination address,
access starting from the 4-byte boundary (the low-order 2 bits of ad-
dress, A1, A0 = “00”) is performed in waveform (b). Once the 8-byte
boundary has been selected, instructions will be prefetched in wave-
form (a) until a branch.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38039MFL-XXXHP | 8-BIT, MROM, 16.8 MHz, MICROCONTROLLER, PQFP64 |
| M38039MFL-XXXSP | 8-BIT, MROM, 16.8 MHz, MICROCONTROLLER, PDIP64 |
| M38039MFL-XXXWG | 8-BIT, MROM, 16.8 MHz, MICROCONTROLLER, PBGA64 |
| M38039FFLHP | 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PQFP64 |
| M38039FFLWG | 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PBGA64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37920FCCGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FCCHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FGCGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FGCHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920S4CGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:16 BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。