- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄67763 > M37920F8CGP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | M37920F8CGP |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 20 MM, 0.65 MM PITCH, PLASTIC, QFP-100 |
| 文件頁(yè)數(shù)： | 132/155頁(yè) |
| 文件大?。?/td> | 1274K |
| 代理商： | M37920F8CGP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)當(dāng)前第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)
M37920F8CGP, M37920F8CHP, M37920FCCGP
M37920FCCHP, M37920FGCGP, M37920FGCHP
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
MITSUBISHI MICROCOMPUTERS
78
DMA request sources
One out of fifteen DMA request sources can be selected for each
channel. There are a total of fifteen DMA request sources. Thirteen
internal request sources (A-D conversion, UART0 transmit/receive,
UART1 transmit/receive, timers A0 to A4, timers B0 to B2), one soft-
ware DMA source issued by programs, and one external source by
input to pin DMAREQi. For DMA request source selection, use the
DMAi control register’s DMAi request source select bits (bits 0 to 3)
as shown in Figure 68. Table 18 lists the relationship between DMA
request source select bits (bits 0 to 3) and DMA request sources.
The request timing is the same as that for interrupts.
When the software DMA request source is selected with the DMA re-
quest source select bits, by writing “1” to any of the DMAC control
register H’s software DMA request bits (bits 0 through 3), the
correspomding DMA request bit is set to “1”. When a DMA request
bit has been set to “1”, the software DMA request bits are automati-
cally cleared to “0”. When the external source is selected with the
DMA request source select bits, the input from pin DMAREQi sets
the correspomding DMA request bit to “1”. The DMA transfer request
will not be accepted until both of the DMA request bit and DMA en-
able bit of the DMAC control registers L and H are “1”. Therefore, if
the DMA enable bit is “0”, no DMA request will be accepted even
when the DMA request bit is “1”. Note that the DMA enable bit is “0”
at reset. Therefore, after the DMA transfer parameter and other data
have been setup, be sure to set the DMA enable bit of the DMA
channel to be rendered valid to “1”. This assures that the transfer
request of that channel becomes valid, making the DMA transfer
enabled.
Transfer mode
Two DMA transfer modes are available: burst transfer mode and
cycle steal transfer mode. Mode selection is made variously for each
channele, using bit 2 of the DMAi mode register L. When this bit is
cleared to “0”, the burst transfer mode is selected. This mode is au-
tomatically selected after reset removal.
(1) Burst transfer mode
In the burst transfer mode, either the edge sense or level sense
mode can be selected only when the input from pin DMAREQi (ex-
b3
0
1
b2
0
1
0
1
b1
0
1
0
1
0
1
0
1
b0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
DMA request source
Do not select.
External source (DMAREQi)
Software DMA source
Timer A0
Timer A1
Timer A2
Timer A3
Timer A4
Timer B0
Timer B1
Timer B2
UART0 receive
UART0 transmit
UART1 receive
UART1 transmit
A-D conversion
Table 18. Relationship between DMA request source select bits
(bits 3 to 0) and DMA request sources
ternal source) is selected as a request source.
When the DMAi control register’s bit 4 is cleared to “0”, the edge
sense mode is selected. The edge sense mode is automatically se-
lected after reset removal. In the edge sense mode, the DMA re-
quest bit is set to “1” at the falling edge of the input from pin
DMAREQi. In the burst transfer’s edge sense mode, the DMA re-
quest bit is cleared to “0” when any of the following conditions is sat-
isfied.
1. Channel i’s DMA enable bit is cleared to “0” (forced termination of
transfer).
2. Channel i’s DMA request bit is cleared to “0”.
3. All of channel i’s DMA transfers are completed (normal termination
of transfer).
4. “L” level is input to pin TC during channel i’s transfer (forced termi-
nation of transfer).
Figure 72 shows a burst transfer example in edge sense mode.
When a DMA request is received from a certain channel in the edge
sense mode’s burst transfer, no DMA request from the other chan-
nels will be accepted until the DMA transfer on the former channel is
completed. In this example, pin DMAREQi’s input (external source)
is selected as the DMA request source. When pin DMAREQi’s input
changes from the “H” to “L” level during CPU operation, the DMA
request bit will be set to “1” and the DMA controller will acquire the
right to use bus and initiate transfer. From high to low, the bus use
priority is for DRAM refresh, HOLD, DMA controller, and CPU.
Therefore, if a request is made by the DRAM refresh, which has a
higher priority than the DMA controller, the DMA controller halts any
ongoing transfer operation at the end of the current transfer bus
cycle and passes the right to use bus to the DRAM controller as
shown in Figure 72. Upon getting the right, the DRAM controller gen-
erates the refresh cycle. When refreshing is terminated, the DMA
controller resumes the execution of the interrupted DMA transfer at
the point of interruption. Once a DMA request is accepted in the
burst transfer mode, no request from the other channels is accepted
until the DMA transfer is entirely completed or the transfer operation
is brought to a forced stop. Therefore, even when the request bit of
channel 0, which has a high priority, is set to “1” in the middle of
transfer as shown in Figure 72, such a request will not be accepted.
(The priority is explained in the next section.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38039MFL-XXXHP | 8-BIT, MROM, 16.8 MHz, MICROCONTROLLER, PQFP64 |
| M38039MFL-XXXSP | 8-BIT, MROM, 16.8 MHz, MICROCONTROLLER, PDIP64 |
| M38039MFL-XXXWG | 8-BIT, MROM, 16.8 MHz, MICROCONTROLLER, PBGA64 |
| M38039FFLHP | 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PQFP64 |
| M38039FFLWG | 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PBGA64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37920FCCGP | 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FCCHP | 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FGCGP | 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FGCHP | 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920S4CGP | 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:16 BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。