
Rev.2.00
Aug 28, 2006
page 83 of 108
7641 Group
REJ09B0336-0200
APPENDIX
3.5 Control registers
AUTO_SET bit (INXCSR7)
3, 4
0 : AUTO_SET disabled
1 : AUTO_SET enabled (Note 3)
0
SERVICED_SETUP_END
bit (IN0CSR7)
0 : Except the following condition
1 : Writing “1” to this bit clears SETUP_
END flag to “0”.
USB endpoint 0 IN control register
b7 b6 b5 b4 b3 b2 b1 b0
USB endpoint 0 IN control register
(IN_CSR : address 5916)
b
0
1
2
4
Name
0
Functions
At reset R W
0
IN_PKT_RDY bit
(IN0CSR1) 1
DATA_END bit (IN0CSR3)
1
FORCE_STALL flag
(IN0CSR4) 2, 3
SEND_STALL bit
(IN0CSR2) 3, 4
0 : Except the following condition
(Cleared to “0” by writing “1” into
SERVICED_OUT_PKT_RDY bit)
1 : End of a data packet reception
0 : End of a data packet transmission
1 : Write “1” at completion of writing a
data packet into IN FIFO.
0 : Except the following condition
1 : Transmitting STALL handshake signal
0 : Except the following condition
(Cleared to “0” after completion of
status phase)
1 : Write “1” at completion of writing or
reading the last data packet to/from
FIFO.
0 : Except the following condition
1 : Protocol error detected
5
0
SETUP_END flag
(IN0CSR5) (Note 1) 2
0 : Except the following condition
(Cleared to “0” by writing “1” into
SERVICED_SETUP_END bit)
1 : Control transfer ends before the
specific length of data is transferred
during the data phase.
6
7
0
SERVICED_OUT_PKT_R
DY bit (IN0CSR6)
0 : Except the following condition
1 : Writing “1” to this bit clears OUT_
PKT_RDY flag to “0”.
OUT_PKT_RDY flag
(IN0CSR0) 2
3
USB endpoint 1, 2, 3, 4 IN control register
b7 b6 b5 b4 b3 b2 b1 b0
USB endpoint 1, 2, 3, 4 IN control register
(IN_CSR : address 5916)
b
0
1
Name
0
Functions
At reset R W
0
UNDER_RUN flag
(INXCSR1) (In isochronous
data transfer) 2, 3
SEND_STALL bit
(INXCSR2) 3, 4
ISO/TOGGLE_INIT bit
(INXCSR3) 3, 4
0 : End of a data packet transmission
1 : Write “1” at completion of writing a
data packet into IN FIFO. (Note 2)
0 : No FIFO underrun
1 : FIFO underrun occurred
(USB overrun/underrun interrupt
status flag is set to “1”.)
0 : Except the following condition
1 : Transmitting STALL handshake signal
0 : Except the following condition
1 : Initializing to endpoint used for
isochronous transfer; Initializing the
data toggle sequence bit
5
0
INTPT bit (INXCSR4)
0 : Except the following condition
1 : Initializing to endpoint used for
interrupt transfer, rate feedback
7
0
TX_NOT_EPT flag
(INXCSR5) 1, 2
0 : Empty in IN FIFO
1 : Full in IN FIFO
0
FLUSH bit (INXCSR6)
1, 4
0 : Except the following condition
1 : Flush FIFO
INT_PKT_RDY bit
(INXCSR0) 1
2
3
1: This bit is automatically cleared to “0”.
2: This bit is automatically set to “1”.
3: The user must program to “0”.
4: The user must program to “1”.
Notes 1: If this bit is set to “1”, stop accessing the FIFO to serve the previous setup
transaction.
2: When AUTO_SET bit is “0”, the user must set to “1”. When AUTO_SET bit is “1”,
this bit is automatically set to “1”. Additionally, when writing to other bits of this
register, write “0” to this bit.
3: To use the AUTO_SET function for an IN transfer when the AUTO_SET bit is set
to “1”, set the FIFO to single buffer mode.
4
6
Fig. 3.5.55 Structure of USB endpoint x (x = 0 to 4) IN control register