
Rev.2.00
Aug 28, 2006
page 78 of 108
7641 Group
REJ09B0336-0200
APPENDIX
3.5 Control registers
USB interrupt status register 1
b7 b6 b5 b4 b3 b2 b1 b0
USB interrupt status register 1
(USBIS1 : address 5216)
b
0
2
Name
0
Functions
At reset R W
0
USB endpoint 1 IN
interrupt status flag
(INTST2)
USB endpoint 1 OUT
interrupt status flag
(INTST3)
0 : Except the following conditions
1 : Set at any one of the following
conditions:
A packet data of endpoint 0 is
successfully received
A packet data of endpoint 0 is
successfully sent
DATA_END bit of endpoint 0 is
cleared to “0”
FORCE_STALL bit of endpoint 0 is
set to “1”
SETUP_END bit of endpoint 0 is set
to “1”.
0 : Except the following conditions
1 : Set at which of the following
conditions:
A packet data of endpoint 1 is
successfully sent
UNDER_RUN bit of endpoint 1 is set
to “1”.
USB endpoint 2 IN
interrupt status flag
(INTST4)
0 : Except the following conditions
1 : Set at which of the following
conditions:
A packet data of endpoint 2 is
successfully sent
UNDER_RUN bit of endpoint 2 is set
to “1”.
0
USB endpoint 3 IN
interrupt status flag
(INTST6)
0 : Except the following conditions
1 : Set at which of the following
conditions:
A packet data of endpoint 3 is
successfully sent
UNDER_RUN bit of endpoint 3 is set
to “1”.
6
0
USB endpoint 0 interrupt
status flag (INTST0)
Nothing arranged for this bit. Fix this bit to “0”.
3
1
0 : Except the following conditions
1 : Set at any one of the following
conditions:
A packet data of endpoint 1 is
successfully received
OVER_RUN bit of endpoint 1 is set to
“1”
FORCE_STALL bit of endpoint 1 is set
to “1”.
0
USB endpoint 2 OUT
interrupt status flag
(INTST5)
5
0
0 : Except the following conditions
1 : Set at any one of the following
conditions:
A packet data of endpoint 2 is
successfully received
OVER_RUN bit of endpoint 2 is set to
“1”
FORCE_STALL bit of endpoint 2 is set
to “1”.
0
USB endpoint 3 OUT
interrupt status flag
(INTST7)
0 : Except the following conditions
1 : Set at any one of the following
conditions:
A packet data of endpoint 3 is
successfully received
OVER_RUN bit of endpoint 3 is set to
“1”
FORCE_STALL bit of endpoint 3 is set
to “1”.
4
0
7
: “0” can be set by software, but “1” cannot be set.
To clear the bit set to “1”, write “1” to the bit.
Fig. 3.5.49 Structure of USB interrupt status register 1