參數(shù)資料
型號: M34502M2-XXXFP
元件分類: 微控制器/微處理器
英文描述: 4-BIT, MROM, MICROCONTROLLER, PDSO24
封裝: 5.30 X 10.10 MM, 0.80 MM PITCH, PLASTIC, SSOP-24
文件頁數(shù): 44/96頁
文件大?。?/td> 958K
代理商: M34502M2-XXXFP
49
Ver 1.4
MITSUBISHI MICROCOMPUTERS
7640 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
Fig. 1.51. Special Count Source Mode Register (SCSM)
1.20 SPECIAL COUNT SOURCE GENERATOR
This device has a built-in special count source genera-
tor. It cons ists of two 8-bit timers: SCSG1, and
SCSG2 (see Figure 1.49). The contents of the timer
latch, corresponding to each timer, determine the di-
vide ratio. The timers can be written to at any time.
The output of the special count source generator can
be a clock source for Timer X, SIO and the two
UARTs.
1.20.1 SCSG Operation
The SCSG1 and SCSG2 are both down count timers.
When the count of a timer reaches 0016, an underflow
occurs at the next count pulse and the contents of the
corresponding timer reload latch are loaded into the
timer. For the count operation for SCSG1 with the
Data Write Mode set to write to the latch only (see
Figure 1.50).
A memory map and the initial values after reset of the
timers and timer reload latches are detailed above.
The divide ratio of each timer is given by 1/(n + 1),
where n is the value written to the timer. The output of
the first timer (SCSG1) is effectively ANDed with the
original clock (
F) to provide a count source for the
second timer (SCSG2). This results in a count source
of n/(n + 1) being fed to SCSG2.
The output of the SCSG is a clock, SCSGCLK. The
frequency is calculated as follows:
where SCSG1 is the value written to SCSG1 and
SCSG2 is the value written to SCSG2.
See Figure 1.51 for the Special Count Source Mode
Register.
SCSGM0
SCSG1 Data Write Control Bit (bit 0)
0 : Write data in latch and timer
1 : Write data in latch only
SCSGM1
SCSG1 Count Stop Bit (bit 1)
0 : Count start
1 : Count stop
SCSGM2
SCSG2 Data Write Control Bit (bit 2)
0 : Write data in latch an timer
1 : Write data in latch only
SCSGM3
SCSGCLK Output Control Bit (bit 3)
0 : SCSGCLK output disabled (SCSG1 and SCSG2 off)
1 : SCSGCLK output enable.
Bits 4-7
Reserved (Read/Write “0”)
Reser ved
Reser ved Reser ved
SCSGM2
SCSGM1
SCSGM0
MSB
7
LSB
0
Address: 002F
16
Access: R/W
Reset: 00
16
Reser ved
SCSGM3
Φ
SCSGM1
SCSGM3
SCSG1 Reload Latch (8)
SCSG1 (8)
SCSGM1
SCSGM3
SCSGM0
SCSGM2
SCSG2 Reload Latch (8)
SCSGM3
SCSGCLK
(To UARTs, Timer X and SIO)
SCSG (8)
Count Source
SCSG1 Contents
SCSG1 Underflow
SCSG1 Latch Contents
SCSG1 reload latch contents loaded int SCSG1
10 nn-1
1 0
m m-1
n
m
Fig. 1.49. SCSG Block Diagram
Fig. 1.50. Timer Count Operation for SCSG1
SCSC1+1 SCSG2+1
SCSGCLK =
B SCSG1
1
相關(guān)PDF資料
PDF描述
M34502M4-XXXFP 4-BIT, MROM, MICROCONTROLLER, PDSO24
M34506M4-XXXFP 4-BIT, MROM, MICROCONTROLLER, PDSO20
M34506E4FP 4-BIT, OTPROM, MICROCONTROLLER, PDSO20
M34508G4HFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO20
M34508G4GP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M34502M4 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34502M4-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34506E4 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34506E4FP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34506M2 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER