參數(shù)資料
型號(hào)： M34502M2-XXXFP
元件分類(lèi)： 微控制器/微處理器
英文描述： 4-BIT, MROM, MICROCONTROLLER, PDSO24
封裝： 5.30 X 10.10 MM, 0.80 MM PITCH, PLASTIC, SSOP-24
文件頁(yè)數(shù)： 35/96頁(yè)
文件大?。?/td> 958K
代理商： M34502M2-XXXFP
40
Ver 1.4
MITSUBISHI MICROCOMPUTERS
7640 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
1.18.3 SPI Compatible Operation
Setting the SPI bit (bit 0 in SIOCON2) puts the SIO in
an SPI compatible mode. The internal/external clock
select bit (bit 6 in SIOCON1) determines whether the
SIO is an SPI master or slave. If internal clock is se-
lected the SIO is a master, and if external clock is
selected the SIO is in slave mode.
Entering SPI mode has the following effects on opera-
tion:
1. The RxD pin functions as a MISO (Master In/Slave
Out) pin. This means that when the SPI is in slave
mode transmit data will be output on this pin. In mas
ter mode receive data is input on this pin.
2. The TxD pin functions as a MOSI (Master Out/Slave
In) pin. When the SPI is in slave mode receive data is
input on this pin. In master mode this pin drives the
transmit data.
3. The SRDY pin functions as a slave/chip select. If the
SPI is in slave mode, this pin functions as a slave se
lect input. When configured as an SPI master, the
SRDY pin functions as a chip select output.
Figure 1.40 shows the four possible SPI clock-to-data
relationships.
The CPol and CPha bits (bits 3 and 4 in SIOCON2)
are used to select the format.
1.18.3.1 SPI Slave Mode
When configured as an SPI slave the SIO does not
initiate any serial transfers. All transfers are initiated
by an external SPI bus master. When the CPha (bit 4
in SIOCON2) is “0” serial transfers begin with the fall-
ing edge of the SRDY input. For CPha = “1” serial
transfers begin when the SCLK leaves its idle state
(the clock idle state is defined by CPol, bit 3 in
SIOCON2).
If SRDY is held high, the shift clock is inhibited, SRXD
(MISO) is tri-stated, and the shift count is reset. If
SRDY is held low, then the shift operation is per-
formed. The SRDY input must be deasserted
(brought high) between transfers; this resets the
SIO’s internal bit counter.
When the SIO is in SPI slave mode, all transfers are
initiated by an external SPI bus master, not by the
MCU. Therefore, an application must implement
some form of handshaking or synchronization to
avoid writing to the SIO shift register during a serial
transfer. Writing to the SIO shift register during a
transfer will corrupt the transfer in progress.
SCLK
First bit
Last bit
SCLK
SRDY
TxD/RxD
Arrows indicate edge when data is captured
CPol = 1
CPha = 1
CPol = 0
CPha = 1
CPol = 1
CPha = 0
CPol = 0
CPha
0
Fig. 1.40. SPI Compatible Transmission Formats
相關(guān)PDF資料
PDF描述
M34502M4-XXXFP 4-BIT, MROM, MICROCONTROLLER, PDSO24
M34506M4-XXXFP 4-BIT, MROM, MICROCONTROLLER, PDSO20
M34506E4FP 4-BIT, OTPROM, MICROCONTROLLER, PDSO20
M34508G4HFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO20
M34508G4GP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M34502M4 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34502M4-XXXFP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34506E4 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34506E4FP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34506M2 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*