- 您現在的位置：買賣IC網 > PDF目錄69010 > M30833FJFP 32-BIT, FLASH, 30 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數資料
| 型號： | M30833FJFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, 30 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁數： | 117/159頁 |
| 文件大?。?/td> | 3896K |
| 代理商： | M30833FJFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁當前第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁
Rev.3.00
2004.08.06
page 58 of 155
REJ03B0010-0300Z
4584 Group
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.
RAM BACK-UP MODE
The 4584 Group has the RAM back-up mode.
When the EPOF and POF instructions are executed continuously,
system enters the RAM back-up state. The POF instruction is
equal to the NOP instruction when the EPOF instruction is not ex-
ecuted before the POF instruction.
As oscillation stops retaining RAM, the function of reset circuit and
states at RAM back-up mode, current dissipation can be reduced
without losing the contents of RAM. Table 16 shows the function
and states retained at RAM back-up. Figure 47 shows the state
transition.
(1) Identification of the start condition
Warm start (return from the RAM back-up state) or cold start (re-
turn from the normal reset state) can be identified by examining the
state of the power down flag (P) with the SNZP instruction.
(2) Warm start condition
When the external wakeup signal is input after the system enters
the RAM back-up state by executing the EPOF and POF instruc-
tions continuously, the CPU starts executing the program from
address 0 in page 0. In this case, the P flag is “1.”
(3) Cold start condition
The CPU starts executing the program from address 0 in page 0
when;
reset pulse is input to RESET pin, or
reset by watchdog timer is performed, or
voltage drop detection circuit detects the voltage drop, or
SRST instruction is executed.
In this case, the P flag is “0.”
Table 16 Functions and states retained at RAM back-up
Function
Program counter (PC), registers A, B,
carry flag (CY), stack pointer (SP) (Note 2)
Contents of RAM
Interrupt control registers V1, V2
Interrupt control registers I1, I2
Selection of oscillation circuit
Clock control register MR
Timer 1 function
Timer 2 function
Timer 3 function
Timer 4 function
Watchdog timer function
Timer control register PA, W4
Timer control registers W1 to W3, W5, W6
A/D conversion function
A/D control registers Q1 to Q3
Voltage drop detection circuit
Port level
Key-on wakeup control register K0 to K2
Pull-up control registers PU0, PU1
Port output direction registers FR0 to FR3
External 0 interrupt request flag (EXF0)
External 1 interrupt request flag (EXF1)
Timer 1 interrupt request flag (T1F)
Timer 2 interrupt request flag (T2F)
Timer 3 interrupt request flag (T3F)
Timer 4 interrupt request flag (T4F)
A/D conversion completion flag (ADF)
Interrupt enable flag (INTE)
Watchdog timer flags (WDF1, WDF2)
Watchdog timer enable flag (WEF)
RAM back-up
O
O
(Note 3)
(Note 4)
O
O
(Note 5)
(Note 6)
O
(Note 3)
(Note 4)
Notes 1:“O” represents that the function can be retained, and “” repre-
sents that the function is initialized.
Registers and flags other than the above are undefined at RAM
back-up, and set an initial value after returning.
2: The stack pointer (SP) points the level of the stack register and is
initialized to “7” at RAM back-up.
3: The state of the timer is undefined.
4: Initialize the watchdog timer with the WRST instruction, and then
execute the POF instruction.
5: The voltage drop detection circuit is valid at RAM back-up when
the SVDE instruction is executed while VDCE pin is “H”.
6: In the RAM back-up mode, C/CNTR1 pin outputs “L” level.
However, when the CNTR input is selected (W11, W10=“11”), C/
CNTR1 pin is in an input enabled state (output=high-impedance).
Other ports retain their respective output levels.
相關PDF資料 |
PDF描述 |
|---|---|
| M30833MJFP | 32-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP100 |
| M30833MJGP | 32-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP100 |
| M30835MJGP | 32-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP144 |
| M30865FJGP | 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP144 |
| M30865FJTGP | 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP144 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| M30833FJFP D5 | 制造商:Renesas Electronics Corporation 功能描述: |
| M30833FJFP#D3 | 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT R8C CISC 512KB FLASH 5V 100PQFP - Trays |
| M30833FJFP#D5 | 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT R8C CISC 512KB FLASH 5V 100PQFP - Trays |
| M30833FJFP#U3 | 功能描述:IC M32C/83 MCU FLASH 100QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:M16C™ M32C/80/83 標準包裝:160 系列:S08 核心處理器:S08 芯體尺寸:8-位 速度:40MHz 連通性:I²C，LIN，SCI，SPI 外圍設備:LCD，LVD，POR，PWM，WDT 輸入/輸出數:53 程序存儲器容量:32KB（32K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1.9K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數據轉換器:A/D 12x12b 振蕩器型:內部 工作溫度:-40°C ~ 105°C 封裝/外殼:64-LQFP 包裝:托盤 |
| M30833FJFP#U5 | 功能描述:IC M32C/83 MCU FLASH 100QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:M16C™ M32C/80/83 標準包裝:96 系列:PIC® 16F 核心處理器:PIC 芯體尺寸:8-位 速度:20MHz 連通性:I²C，SPI 外圍設備:欠壓檢測/復位，POR，PWM，WDT 輸入/輸出數:11 程序存儲器容量:3.5KB（2K x 14） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:128 x 8 電壓 - 電源 (Vcc/Vdd):2.3 V ~ 5.5 V 數據轉換器:A/D 8x10b 振蕩器型:內部 工作溫度:-40°C ~ 125°C 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。