- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358741 > LAN9117-MD (STANDARD MICROSYSTEMS CORP) HIGH PERFORMANCE SINGLE-CHIP 10/100 NON-PCI ETHERNET CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | LAN9117-MD |
| 廠商： | STANDARD MICROSYSTEMS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | HIGH PERFORMANCE SINGLE-CHIP 10/100 NON-PCI ETHERNET CONTROLLER |
| 中文描述： | 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁(yè)數(shù)： | 43/131頁(yè) |
| 文件大?。?/td> | 1531K |
| 代理商： | LAN9117-MD |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)當(dāng)前第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)
High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
3.12
SMSC LAN9117
43
Revision 1.1 (05-17-05)
DATASHEET
MII Interface - External MII Switching
There are two mechanisms that are used to switch between the internal PHY and the external MII port.
■
A LAN driver or other software controlled mechanism is used to control the PHY_CLK_SEL[1:0]
bits described in
Section 5.3.9, "HW_CFG—Hardware Configuration Register"
that provides glitch-
free MII clock switching. This mechanism allows the host processor to disable (gate) the RX_CLK
and TX_CLK clocks from both the internal PHY and the external MII port, and switch the clock
sources once they have stopped. After switching the clocks, the LAN9117 transmitter and receiver
can be re-enabled.
■
A simple multiplexor that, with the exception of the SMI bus and the MII clocks, will switch the
remaining MII signals. This multiplexor is controlled by the EXT_PHY_EN bit described in
Section
5.3.9, "HW_CFG—Hardware Configuration Register"
3.12.1
SMI Switching
The Serial Management Interface (SMI) port can be switched between the internal PHY and external
MII ports based on the settings of the SMI_SEL bit described in
Section 5.3.9, "HW_CFG—Hardware
Configuration Register"
. The SMI port can be switched independent of the setting of the other MII
signals.
APPLICATION NOTE:
The user is cautioned to not switch the SMI port while an SMI transaction is in progress.
3.12.2
MII Clock Switching
The LAN9117 supports dynamic switching between the integrated internal PHY and the external MII
port which can connect to an external MII compatible Ethernet PHY device.
The remaining MII signals, with the exception of the SMI port, are switched using a simple multiplexor
controlled by the EXT_PHY_SEL bit described in
Section 5.3.9, "HW_CFG—Hardware Configuration
Register"
. It is required that the MII clocks be disabled before the other MII signals are switched.
The steps outlined in the flow diagram in Figure 3.12, "MII Switching Procedure", detail the required
procedure for switching the MII port, including the MII clocks. These steps must be followed in order
to guarantee clean switching of the MII ports.
Using the SMI interface, both the internal PHY, and the external PHY must be placed in a stable state.
For each device generating a TX_CLK or RX_CLK, this clock must be stable and glitch-free before the
switch can be made. If either device is not generating a TX_CLK or RX_CLK, this clock must remain
off until the switch is complete. In either case the TX_CLK and RX_CLK must be stable and glitch-free
for the device that will be selected after the switch. The following must be done prior to a switch:
■
The LAN9117 Transmitter must be halted.
■
The halting of the LAN9117 transmitter must be complete
■
The LAN9117 Receiver must be halted.
■
The halting of the LAN9117 receiver must be complete.
■
The PHY_CLK_SEL field must be set to 10b. This action will disable the MII clocks to the LAN9117
internal logic for both the internal PHY, and the external MII interface.
■
The host must wait a period of time not less than 5 cycles of the slowest operating clock before
executing the next step in this procedure.
APPLICATION NOTE:
For example, if the internal PHY was operating in 10Mbs mode, and the external PHY was
operating at 100Mbs mode, the internal PHY’s TX_CLK and RX_CLK period is the longest,
and will determine the required wait-time. In this case the TX_CLK and RX_CLK period for
the internal PHY is 400ns, therefore the host must wait 2us (5*400ns) before proceeding. If
the clocks of the device being deselected by the switch are not running, they are not
considered in this calculation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LAN9117-MT | HIGH PERFORMANCE SINGLE-CHIP 10/100 NON-PCI ETHERNET CONTROLLER |
| LAN9118 | HIGH PERFORMANCE SINGLE CHIP 10/100NON PCI ETHERNET CONTROLLER |
| LAN9118-MD | HIGH PERFORMANCE SINGLE CHIP 10/100NON PCI ETHERNET CONTROLLER |
| LAN9118-MT | HIGH PERFORMANCE SINGLE CHIP 10/100NON PCI ETHERNET CONTROLLER |
| LAN91C100-FD-SS | FEAST Fast Ethernet Controller with Full Duplex Capability |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LAN9117-MT | 功能描述:以太網(wǎng) IC HiPerfrm Sngl-Chip 10/100 Ethrnt RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| LAN9118 | 制造商:SMSC 制造商全稱:SMSC 功能描述:High Performance Single-Chip 10/100 Non-PCI Ethernet Controller |
| LAN9118_05 | 制造商:SMSC 制造商全稱:SMSC 功能描述:High Performance Single-Chip 10/100 Non-PCI Ethernet Controller |
| LAN9118_07 | 制造商:SMSC 制造商全稱:SMSC 功能描述:High Performance Single-Chip 10/100 Non-PCI Ethernet Controller |
| LAN9118-MD | 功能描述:以太網(wǎng) IC HiPerfrm Sngl-Chip 10/100 Ethrnt RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。