參數(shù)資料
型號(hào): LAN83C185-JT
廠商: STANDARD MICROSYSTEMS CORP
元件分類: 網(wǎng)絡(luò)接口
英文描述: HIGH PERFORMANCE SINGLE CHIP LOW POWER 10/100 ETHERNET PHYSICAL LAYER TRANSCEIVER
中文描述: DATACOM, ETHERNET TRANSCEIVER, PQFP64
封裝: 10 X 10 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, TQFP-64
文件頁(yè)數(shù): 48/61頁(yè)
文件大?。?/td> 459K
代理商: LAN83C185-JT
High Performance Single Chip Low Power 10/100 Ethernet Physical Layer Transceiver (PHY)
Datasheet
Rev. 0.8 (11-16-04)
48
SMSC LAN83C185
DATASHEET
5.5.1.2
General Characteristics
5.5.2
100M PLL
Three main functions are included in the 100M PLL: a clock multiplier to generate a 125MHz clock, a
phase interpolator to synchronize the receive clock to the receive data, and a transmit wave-shaping
delay reference.
5.5.2.1
Functional Description
The clock multiplier generates a multiple phase 125MHz from a 25MHz reference frequency.
The phase interpolator uses a multiplexer to select the phase used as the receive clock, RX_CLK. The
multiplexer is controlled by signals generated in the DSP Timing unit. The Timing unit estimates the
frequency drift of the received data clock and, by incrementing, decrementing or maintaining the
selected phase, it generates a clock that is synchronized to the received data stream.
The 100M PLL also generates a fixed phase 125MHz clock, slaved to the VCO, that is used by the
digital filter for accurate wave-shaping of the transmit output. It is also used as the transmitter clock of
the PHY, TX_CLK. (This clock must be jitter-free thus cannot be the receive clock).
5.5.3
MT_100
This block generates the differential outputs driven onto TXP/TXN in 100Base-TX mode.
5.5.3.1
Functional Description
This block is a wave-shaped 100BASE-TX transmitter, with high impedance current outputs. The three
level differential output (MLT-3) is shaped by differential current switches whose outputs are connected
together. The low pass filtering (wave-shaping) of the current output is done by progressive switching
of small current sources. The timing reference for the wave-shaping is the 125MHz fixed clock from
the 100M PLL. The transmitter is designed to operate with a 1:1 transformer.
5.5.4
10M Squelch
The squelch circuit consists of squelch comparators and data comparators, which operate according
to the 802.3 standard in Section 14.3.1.3.2.
5.5.5
10BT Filter
The 10BASE-T Low Pass Filter is the front end of 10BASE-T signal path. It is designed to reject the
high frequency noise from entering the squelch and data recovery blocks.
5.5.6
10M PLL - Data Recovery Clock
The data recovery Phase Locked Loop (PLL) is used for data recovery for the 10BASE-T mode of
operation. The data recovery PLL is used to synchronize the phase of the 10BASE-T data and the
20MHz VCO.
ITEM
SPEC
UNITS
REMARK
Full Scale Input voltage
3.0 Differential (peak-to-peak)
V
Input Common Mode
1.6-2.0
V
Gain dependent.
相關(guān)PDF資料
PDF描述
LAN8700 【15kV ESD Protected MII/RMII Fast-Ethernet PHY with HP Auto-MDIX and SMSC flexPWR TM in a Small Footprint
LAN9115 HIGHLY EFFICIENT SINGLE - CHIP 10/100 NON PCI ETHERNET CONTROLLER
LAN9115-MD HIGHLY EFFICIENT SINGLE - CHIP 10/100 NON PCI ETHERNET CONTROLLER
LAN9115-MT HIGHLY EFFICIENT SINGLE - CHIP 10/100 NON PCI ETHERNET CONTROLLER
LAN9116 Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LAN83C795QFP WAF 制造商:SMSC 功能描述:
LAN8700 制造商:SMSC 制造商全稱:SMSC 功能描述:【15kV ESD Protected MII/RMII Fast-Ethernet PHY with HP Auto-MDIX and SMSC flexPWR TM in a Small Footprint
LAN8700AEZG 制造商:SMSC 功能描述:
LAN8700-AEZG 功能描述:以太網(wǎng) IC HIPERFRM ETHRNT PHY RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
LAN8700C-AEZG 功能描述:以太網(wǎng) IC IC w/HP Auto-MDIX Embedded Ethernet RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray