參數(shù)資料
型號(hào): LAN83C185-JT
廠商: STANDARD MICROSYSTEMS CORP
元件分類: 網(wǎng)絡(luò)接口
英文描述: HIGH PERFORMANCE SINGLE CHIP LOW POWER 10/100 ETHERNET PHYSICAL LAYER TRANSCEIVER
中文描述: DATACOM, ETHERNET TRANSCEIVER, PQFP64
封裝: 10 X 10 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, TQFP-64
文件頁(yè)數(shù): 40/61頁(yè)
文件大?。?/td> 459K
代理商: LAN83C185-JT
High Performance Single Chip Low Power 10/100 Ethernet Physical Layer Transceiver (PHY)
Datasheet
Rev. 0.8 (11-16-04)
40
SMSC LAN83C185
DATASHEET
18.4:0
PHYAD
PHY Address.
The PHY Address is used for the SMI address and for
the initialization of the Cipher (Scrambler) key. Refer
to
Section 5.4.9.1, "Physical Address Bus -
PHYAD[4:0]," on page 46
for more details.
RW,
NASR
PHYAD
Table 5.44 Register 20 - TSTCNTL
ADDRESS
NAME
DESCRIPTION
MODE
DEFAULT
20.15
READ
When setting this bit to “1”, the content of the register
that is selected by the READ ADDRESS will be
latched to the TSTREAD1/2 registers. This bit is self-
cleared.
RW
0
20.14
WRITE
When setting this bit to “1”, the register that is selected
by the WRITE ADDRESS is going to be written with
the data from the TSTWRITE register. This bit is self-
cleared.
RW
0
20.13:11
Reserved
20.10
TEST MODE
Enable the Testability/Configuration mode:
0 - Testability/Configuration mode disabled
1 - Testability/Configuration mode enabled
RW
0
20.9:5
READ
ADDRESS
The address of the Testability/Configuration register
that will be latched into the TSTREAD1 and
TSTREAD2 registers
RW
0
20.4:0
WRITE
ADDRESS
The address of the Testability/Configuration register
that will be written.
RW
0
Table 5.45 Register 21 - TSTREAD1
ADDRESS
NAME
DESCRIPTION
MODE
DEFAULT
21.15:0
READ_DATA
When reading registers with a size of less then 16
bits, this register contain the register data, starting
from bit 0.
When reading registers with a size of more then 16
bits, this register contain the less significant 16 bits of
the register data.
RO
0
Table 5.46 Register 22 - TSTREAD2
ADDRESS
NAME
DESCRIPTION
MODE
DEFAULT
22.15:0
READ_DATA
When reading registers with a size of less then 16
bits, this register clears to zeros.
When reading registers with a size of more then 16
bits, this register contains the most significant bits of
the register data, starting from the 16
th
bit.
RO
0
Table 5.43 Register 18 - Special Modes (continued)
ADDRESS
NAME
DESCRIPTION
MODE
DEFAULT
相關(guān)PDF資料
PDF描述
LAN8700 【15kV ESD Protected MII/RMII Fast-Ethernet PHY with HP Auto-MDIX and SMSC flexPWR TM in a Small Footprint
LAN9115 HIGHLY EFFICIENT SINGLE - CHIP 10/100 NON PCI ETHERNET CONTROLLER
LAN9115-MD HIGHLY EFFICIENT SINGLE - CHIP 10/100 NON PCI ETHERNET CONTROLLER
LAN9115-MT HIGHLY EFFICIENT SINGLE - CHIP 10/100 NON PCI ETHERNET CONTROLLER
LAN9116 Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LAN83C795QFP WAF 制造商:SMSC 功能描述:
LAN8700 制造商:SMSC 制造商全稱:SMSC 功能描述:【15kV ESD Protected MII/RMII Fast-Ethernet PHY with HP Auto-MDIX and SMSC flexPWR TM in a Small Footprint
LAN8700AEZG 制造商:SMSC 功能描述:
LAN8700-AEZG 功能描述:以太網(wǎng) IC HIPERFRM ETHRNT PHY RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
LAN8700C-AEZG 功能描述:以太網(wǎng) IC IC w/HP Auto-MDIX Embedded Ethernet RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray