- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373068 > K4S641632C (SAMSUNG SEMICONDUCTOR CO. LTD.) Advanced LinCMOS(TM) Low-Noise Precision Operational Amplifier 8-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | K4S641632C |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | Advanced LinCMOS(TM) Low-Noise Precision Operational Amplifier 8-SOIC |
| 中文描述： | 100萬× 16 × 4銀行同步DRAM |
| 文件頁數(shù)： | 5/42頁 |
| 文件大小： | 1169K |
| 代理商： | K4S641632C |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
K4S641632C
CMOS SDRAM
AC OPERATING TEST CONDITIONS
(V
DD
= 3.3V
±
0.3V, T
A
= 0 to 70
°
C)
Parameter
Value
Unit
AC input levels (Vih/Vil)
2.4/0.4
V
Input timing measurement reference level
1.4
V
Input rise and fall time
tr/tf = 1/1
ns
Output timing measurement reference level
1.4
V
Output load condition
See Fig. 2
3.3V
1200
870
Output
50pF
*Note1
V
OH
(DC) = 2.4V, I
OH
= -2mA
V
OL
(DC) = 0.4V, I
OL
= 2mA
Vtt = 1.4V
50
Output
50pF
*Note1
Z0 = 50
(Fig. 2) AC output load circuit
(Fig. 1) DC output load circuit
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
Parameter
Symbol
Version
Unit
e
-60
-70
-75
-80
-1H
-1L
-10
Row active to row active delay
t
RRD
(min)
12
14
14
16
20
20
20
ns
1
RAS to CAS delay
t
RCD
(min)
18
20
20
20
20
20
24
ns
1
Row precharge time
t
RP
(min)
18
20
20
20
20
20
24
ns
1
Row active time
t
RAS
(min)
42
48
48
48
50
50
50
ns
1
t
RAS
(max)
100
us
Row cycle time
t
RC
(min)
60
68
68
68
70
70
80
ns
1
Last data in to row precharge
t
RDL
(min)
6
7
7
8
10
10
12
ns
2
Last data in to new col. address Delay
t
CDL
(min)
1
CLK
2
Last data in to burst stop
t
BDL
(min)
1
CLK
2
Col. address to col. address delay
t
CCD
(min)
1
CLK
3
Number of valid output
data
CAS latency=3
2
ea
4
CAS latency=2
1
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
Notes :
1. The DC/AC test Output Load of K4S641632C-60 is 30pF.
2. The VDD condition of K4S641632C-60 is 3.135V~3.6V.
Note :
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4S641632D | Advanced LinCMOS(TM) Low-Noise Precision Operational Amplifier 8-SOIC |
| K4S641633H-C | 1M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA |
| K4S641633H-F1H | 1M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA |
| K4S641633H-F1L | 1M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA |
| K4S641633H-F75 | 1M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4S641632C-TC/L10 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 16Bit x 4 Banks Synchronous DRAM |
| K4S641632C-TC/L1H | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 16Bit x 4 Banks Synchronous DRAM |
| K4S641632C-TC/L1L | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 16Bit x 4 Banks Synchronous DRAM |
| K4S641632C-TC/L60 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 16Bit x 4 Banks Synchronous DRAM |
| K4S641632C-TC/L70 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1M x 16Bit x 4 Banks Synchronous DRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。