參數(shù)資料
型號: JS28F128P30T85
廠商: INTEL CORP
元件分類: DRAM
英文描述: Intel StrataFlash Embedded Memory
中文描述: 8M X 16 FLASH 1.8V PROM, 85 ns, PDSO56
封裝: 14 X 20 MM, LEAD FREE, TSOP-56
文件頁數(shù): 83/102頁
文件大?。?/td> 1609K
代理商: JS28F128P30T85
1-Gbit P30 Family
Datasheet
Intel StrataFlash
Embedded Memory (P30)
Order Number: 306666, Revision: 001
April 2005
83
Notes:
1.
"Illegal commands" include commands outside of the allowed command set (allowed commands: 40H [pgm], 20H [erase],
etc.)
If a "Read Array" is attempted from a busy partition, the result will be invalid data. The ID and Query data are located at
different locations in the address map.
1st and 2nd cycles of "2 cycles write commands" must be given to the same partition address, or unexpected results will
occur.
To protect memory contents against erroneous command sequences, there are specific instances in a multi-cycle
command sequence in which the second cycle will be ignored. For example, when the device is program suspended and
an erase setup command (0x20) is given followed by a confirm/resume command (0xD0), the second command will be
ignored because it is unclear whether the user intends to erase the block or resume the program operation.
2.
3.
4.
Figure 39.
Write State Machine—Next State Table (Sheet 6 of 6)
OTP Busy
BP Busy,
Word Program
Busy,
Erase Busy,
BP Busy
BP Busy in Erase
Suspend
Word Pgm
Suspend,
Word Pgm Busy in
Erase Suspend,
Pgm Suspend In
Erase Suspend
BEFP Setup,
BEFP Pgm & Verify
Busy,
Erase Setup,
OTP Setup,
BP:
Setup
, Load 1,
Load 2, Confirm,
Word Pgm Setup,
Word Pgm Setup in
Erase Susp,
BP Setup, Load1,
Load 2, Confirm in
Erase Suspend
Current chip state
Ready,
Erase Suspend,
BP Suspend
Lock/CR Setup,
Lock/CR Setup in
Erase Susp
OTP
Setup
(4)
Lock
Block
Confirm
(8)
Lock-Down
Block
Confirm
(8)
Write CR
Confirm
(8)
Block Address
(WA0)
Illegal Cmds or
BEFP Data
(1)
(C0H)
(01H)
(2FH)
(03H)
(FFFFH)
(all other codes)
WSM
Operation
Completes
Output does
not change.
Array
Read
Status Read
Array Read
Output does not
change.
Output does not change.
Status
Read
Status Read
Status Read
Command Input to Chip and resulting
Output
Mux Next State
Output
Next State Table
相關PDF資料
PDF描述
JS28F256P30B85 Intel StrataFlash Embedded Memory
JS28F256P30T85 Intel StrataFlash Embedded Memory
JS28F640P30T85 Intel StrataFlash Embedded Memory
JS28F128P30B85 Intel StrataFlash Embedded Memory
JS4PS-1W Power Splitter/Combiner
相關代理商/技術參數(shù)
參數(shù)描述
JS28F128P30T85A 功能描述:IC FLASH 128MBIT 85NS 56TSOP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:StrataFlash™ 標準包裝:1 系列:- 格式 - 存儲器:RAM 存儲器類型:SDRAM 存儲容量:256M(8Mx32) 速度:143MHz 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應商設備封裝:90-VFBGA(8x13) 包裝:托盤 其它名稱:Q2841869
JS28F128P30TF75A 功能描述:IC FLASH 128MBIT 65NM 56TSOP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:Axcell™ 標準包裝:2,000 系列:MoBL® 格式 - 存儲器:RAM 存儲器類型:SRAM - 異步 存儲容量:16M(2M x 8,1M x 16) 速度:45ns 接口:并聯(lián) 電源電壓:2.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFBGA 供應商設備封裝:48-VFBGA(6x8) 包裝:帶卷 (TR)
JS28F128P33B85A 功能描述:IC FLASH 128MBIT 85NS 56TSOP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:StrataFlash™ 產品變化通告:Product Discontinuation 26/Apr/2010 標準包裝:136 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步,DDR II 存儲容量:18M(1M x 18) 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應商設備封裝:165-CABGA(13x15) 包裝:托盤 其它名稱:71P71804S200BQ
JS28F128P33BF700 制造商:Micron Technology Inc 功能描述:PARALLEL NOR - Trays
JS28F128P33BF70A 制造商:Micron Technology Inc 功能描述:PARALLEL NOR - Trays 制造商:Micron Technology Inc 功能描述:IC FLASH 128MBIT 70NS 56TSOP 制造商:Micron Technology Inc 功能描述:FLASH PARALLEL 128MBIT 56TSOP 制造商:Micron Technology Inc 功能描述:FLASH, PARALLEL, 128MBIT, 56TSOP 制造商:Micron Technology Inc 功能描述:FLASH, PARALLEL, 128MBIT, 56TSOP, Memory Type:Flash - NOR, Memory Size:128Mbit, Memory Configuration:8M x 16, Supply Voltage Min:2.3V, Supply Voltage Max:3.6V, Memory Case Style:TSOP, No. of Pins:56, Access Time:70ns, IC Interface , RoHS Compliant: Yes 制造商:Micron Technology Inc 功能描述:Flash Memory 128Mb,3V,70ns,TSOP56