AC and Timing Characteristics All specifications assume TC = 0°C to +85°C" />
參數(shù)資料
型號: ISL35822IK
廠商: Intersil
文件頁數(shù): 60/75頁
文件大小: 0K
描述: IC CLOCK/DATA RECOVERY 192EBGA-B
標準包裝: 90
類型: 時鐘和數(shù)據(jù)恢復(CDR),多路復用器
PLL:
輸入: CML
輸出: CML,CMOS
電路數(shù): 1
比率 - 輸入:輸出: 8:8
差分 - 輸入:輸出: 是/是
頻率 - 最大: 3.1875Gbps
電源電壓: 1.425 V ~ 1.575 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 192-EBGA
供應商設備封裝: 192-EBGA-B(17x17)
包裝: 托盤
63
AC and Timing Characteristics
All specifications assume TC = 0°C to +85°C, and VDDAC = VDDAV = VDD = VDDA = 1.5V ± 5% (for the Standard Device) or VDDAC = VDDAV = VDD
= VDDA = 1.35V ± 4%(for the Low Power Device), VDDPR between VDD and 2.5V, unless otherwise specified.
Note (1): System requirements are normally much more restrictive, typically ± 100 ppm. This specification refers to the full reference clock frequency range over which
the ISL35822 will operate.
Note (2): Single-ended peak-to-peak swing.
Note (1): Strictly the 1100 pattern causes a small additional non-random jitter, so that the true random jitter is slightly less than that shown.
Note (2): Parameter is guaranteed by design
Note (1): Jitter specifications include all but 10-12 of the jitter population.
Note (2): Near end driven by ISL35822 Tx without pre-emphasis.
Table 112. REFERENCE CLOCK REQUIREMENTS
SYMBOL
PARAMETER
MIN
TYP
MAX
UNITS
FREF
Ref clock frequency range(1)
124.4
159.375
MHz
FREF
Ref clock frequency offset
-100
+100
ppm
TREFRF
Ref clock Rise and Fall Time
1.5
ns
DTCREF
Ref clock duty cycle
45
50
55
%
VREF
Ref Clock Voltage Swing(2)
300
1000
mV
VCM
Internal Common Mode Voltage
VDD/2
V
Table 113. TRANSMIT SERIAL DIFFERENTIAL OUTPUTS (SEE Figure 9, Figure 10 AND Figure 11)
SYMBOL
PARAMETER
MIN
TYP
MAX
UNIT
TCXnP/N and TXPxP/N output data rate
2.448
3.1875
Gbps
TDR
Differential Rise time (20%-80%)
60
110
130
ps
TDF
Differential Fall time (20%-80%)
60
110
130
ps
TDTOL
Differential Skew Tolerance
TBD
ps
TODS
Lane to Lane Differential Skew (2)
15
ps
Differential Output Impedance
100
Differential Return Loss (to 2.5GHz)
10
dB
TXRJ
Random Jitter (RMS, 1100 pattern)(1)
2.488Gbps
2
4.5
ps
3.125Gbps
2.5
4.5
ps
3.1875
TBD
ps
Total Jitter (RMS, PRBS7 pattern)
2.488Gbps
8
ps
3.125Gbps
6
8
ps
3.1875
8
ps
Table 114. RECEIVE SERIAL DIFFERENTIAL INPUT TIMING REQUIREMENTS (SEE Figure 11)
SYMBOL
PARAMETER
MIN
TYP
MAX
UNITS
RCXnP/N & RXPnP/N Input Data Rate
2.448
3.1875
Gbps
Input Rate deviation from Reference Clock
-200
+200
ppm
Bit Synchronization Time
2500
bits
Frequency Lock after Power-up
2
s
TDTOL
Input Differential Skew
75
ps
TDJ
Deterministic Jitter(1,2)
2.488Gbps
TBD
UI
3.125Gbps
0.7
UI
3.1875
TBD
UI
TJI
Total jitter tolerance
2.488Gbps
TBD
UI
3.125Gbps
0.88
UI
3.1875
TBD
UI
ISL35822
相關PDF資料
PDF描述
VI-22Y-MX-S CONVERTER MOD DC/DC 3.3V 49.5W
VI-22Y-MW-S CONVERTER MOD DC/DC 3.3V 66W
MS27474E16B55PA CONN RCPT 55POS JAM NUT W/PINS
V24A24M300BF3 CONVERTER MOD DC/DC 24V 300W
D38999/24KC4SA CONN RCPT 4POS JAM NUT W/SCKT
相關代理商/技術參數(shù)
參數(shù)描述
ISL35822LP 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Octal 2.488Gbps to 3.187Gbps/ Lane Retimer
ISL35822LPIK 功能描述:IC CLOCK/DATA RECOVERY 192EBGA-B RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ISL36111 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:11.1Gb/s Lane Extender
ISL36111DRZ-EVALZ 功能描述:EVAL BOARD FOR ISL36111DRZ RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
ISL36111DRZ-T7 功能描述:IC EQUALIZER REC 11.1GBPS 16QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:QLx™ 特色產(chǎn)品:NXP - I2C Interface 標準包裝:1 系列:- 應用:2 通道 I²C 多路復用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1