Note (1): See “BIST Operation” on page 53 for a description of these tests and patterns. Note (2): This Short pattern is the f" />
參數(shù)資料
型號: ISL35822IK
廠商: Intersil
文件頁數(shù): 39/75頁
文件大小: 0K
描述: IC CLOCK/DATA RECOVERY 192EBGA-B
標(biāo)準(zhǔn)包裝: 90
類型: 時鐘和數(shù)據(jù)恢復(fù)(CDR),多路復(fù)用器
PLL:
輸入: CML
輸出: CML,CMOS
電路數(shù): 1
比率 - 輸入:輸出: 8:8
差分 - 輸入:輸出: 是/是
頻率 - 最大: 3.1875Gbps
電源電壓: 1.425 V ~ 1.575 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 192-EBGA
供應(yīng)商設(shè)備封裝: 192-EBGA-B(17x17)
包裝: 托盤
44
Note (1): See “BIST Operation” on page 53 for a description of these tests and patterns.
Note (2): This Short pattern is the first 13458 Bytes of the full PRBS 223-1 Byte pattern, and also has 9 /K/ per lane as IPG
Note (3): This pattern is an /S/, preamble, the ‘Short PRBS23’ pattern, one /T/, and 9 /K/s, repeated.
Note (4): A Soft Reset is required to activate the newly selected pattern.
Note (5): The checker expects at least one /K/ on each lane between pattern repeats
Table 71. PCS/PHY XS HALF RATE CLOCK CONTROL REGISTER
MDIO REGISTER ADDRESSES = 3.49161 & 4.49161 ([3,4].C009’h)
BIT
NAME
SETTING
DEFAULT
R/W
DESCRIPTION
3.49161.15:4
4.49161.15:4
Reserved
0’h
R/W
3.49161.3
4.49161.3
HALF_RATE 3
1’b = half rate clock 0’b = full
rate clock
0’b
R/W
Lane 3 is running at half rate clock speed
3.49161.2
4.49161.2
HALF_RATE 2
1’b = half rate clock 0’b = full
rate clock
0’b
R/W
Lane 2 is running at half rate clock speed
3.49161.1
4.49161.1
HALF_RATE 1
1’b = half rate clock 0’b = full
rate clock
0’b
R/W
Lane 1 is running at half rate clock speed
3.49161.0
4.49161.0
HALF_RATE 0
1’b = half rate clock 0’b = full
rate clock
0’b
R/W
Lane 0 is running at half rate clock speed
Table 72. BIST CONTROL REGISTER
MDIO REGISTER ADDRESS = 3.49164 (3.C00C’h)
BIT
NAME
SETTING
DEFAULT
R/W
DESCRIPTION(1)
3.49164.15
BIST_EN
BIST generator
enable
0’b
R/W
1 = Enable BIST generator
0 = Disable BIST generator
3.49164.14:12
Reserved
3.49164.11
BIST_DIR
Select BIST data output
direction
0’b
R/W
1 = BIST to PCS (transmit path)
0 = BIST to XGXS (receive path)
3.49164.10:8
BIST_PAT
Select BIST
generator data pattern(4)
0’h
R/W
000 = CRPAT
001 = CJPAT
010 = PRBS23 with 9 /K/s as IPG
011 = Short PRBS23 pattern(2)
100 = Jumbo Ethernet packet(3)
Other = reserved
3.49164.7
BIST_DET
BIST checker enable
0’b
R/W
1 = Enable BIST checker
0 = Disable BIST checker
3.49164.6:4
Reserved
3.49164.3
BIST_SRC
Select BIST data checker
input source
0’b
R/W
0 = PCS to BIST (receive path)
1 = XGXS to BIST (transmit path)
3.49164.2:0
BIST_CHK
Select BIST
checker data pattern (5)
0’h
R/W
000 = CRPAT
001 = CJPAT
010 = PRBS23 with /K/’s as IPG
011 = Short PRBS23 pattern(2)
100 = Jumbo Ethernet packet(3)
Other = reserved
ISL35822
相關(guān)PDF資料
PDF描述
VI-22Y-MX-S CONVERTER MOD DC/DC 3.3V 49.5W
VI-22Y-MW-S CONVERTER MOD DC/DC 3.3V 66W
MS27474E16B55PA CONN RCPT 55POS JAM NUT W/PINS
V24A24M300BF3 CONVERTER MOD DC/DC 24V 300W
D38999/24KC4SA CONN RCPT 4POS JAM NUT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL35822LP 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Octal 2.488Gbps to 3.187Gbps/ Lane Retimer
ISL35822LPIK 功能描述:IC CLOCK/DATA RECOVERY 192EBGA-B RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ISL36111 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:11.1Gb/s Lane Extender
ISL36111DRZ-EVALZ 功能描述:EVAL BOARD FOR ISL36111DRZ RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
ISL36111DRZ-T7 功能描述:IC EQUALIZER REC 11.1GBPS 16QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:QLx™ 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1