IEEE PHY XS REGISTERS (4.0 TO 4.25/4.0019’H) Note (1): This bit is latched low on a detected Fault condition. It is set high on being read. Not" />
參數資料
型號: ISL35822IK
廠商: Intersil
文件頁數: 41/75頁
文件大?。?/td> 0K
描述: IC CLOCK/DATA RECOVERY 192EBGA-B
標準包裝: 90
類型: 時鐘和數據恢復(CDR),多路復用器
PLL:
輸入: CML
輸出: CML,CMOS
電路數: 1
比率 - 輸入:輸出: 8:8
差分 - 輸入:輸出: 是/是
頻率 - 最大: 3.1875Gbps
電源電壓: 1.425 V ~ 1.575 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 192-EBGA
供應商設備封裝: 192-EBGA-B(17x17)
包裝: 托盤
46
IEEE PHY XS REGISTERS (4.0 TO 4.25/4.0019’H)
Note (1): This bit is latched low on a detected Fault condition. It is set high on being read.
Note (1): These bits are latched high on any Fault condition detected. They are reset low (cleared) on being read. They will also be reset low on reading the LASI
registers 1.9003’h (bit 10, see Table 27) or 1.9004’h (bit 11, see Table 28)
Table 75. IEEE PHY XS CONTROL 1 REGISTER
MDIO REGISTER ADDRESS = 4.0 (4.0000’h)
BIT(S)
NAME
SETTING
DEFAULT
R/W
DESCRIPTION
3.0.15
1.0.15
4.0.15
Reset
1 = reset
0 = reset done, normal
operation
0’b
R/W SC Writing 1 to this bit will reset the whole chip,
including the MDIO registers.
4.0.14
PHY XS Loopback 1 = Enable loopback
0 = Normal operation
0’b
R/W
Enable PHY XS loop back mode on all four lanes.
3.0.13
4.0.13
Speed Select
1 = 10Gbps
1’b
RO
Operates at 10Gbps & above
4.0.12
Reserved
00’h
4.0.11
LOPOWER
0 = Normal Power
0’b
R/W
No Low Power Mode, writes ignored
4.0.10:7
Reserved
3.0.6
4.0.6
Speed Select
1 = 10Gbps
1’b
RO
Operates at 10Gbps & above
3.0.5:2
4.0.5:2
Speed Select
0000 = 10Gbps
0’h
RO
Operates at 10Gbps
4.0.1:0
Reserved
0’b
Table 76. IEEE PHY XS STATUS 1 REGISTER
MDIO REGISTER ADDRESS = 4.1 (4.0001’h)
BIT
NAME
SETTING
DEFAULT
R/W
DESCRIPTION
4.1.15:8
Reserved
00’h
4.1.7
Local Fault
1 = PHY XS Local Fault
0
RO
Derived from Register 4.0008’h
4.1.6:3
Reserved
0’h
4.1.2
Tx Link Up
1 = XGXS Tx Link Up
0 = XGXS Tx Link Down
1 (1)
RO LL(1)
‘Up’ means XAUI-side signal level is OK, Byte
Synch and Lane-Lane Alignment have all
occurred
4.1.1
LoPwrAble
Low Power Ability
0
RO
Device does not support a low power mode
4.1.0
Reserved
0
Table 77. IEEE PHY XS STATUS 2 DEVICE PRESENT & FAULT SUMMARY REGISTER
MDIO REGISTER ADDRESSES = 4.8 (4.0008’h)
BIT
NAME
SETTING
DEFAULT
R/W
DESCRIPTION
4.8.15:14
Device present
10 = Device present
10’b
RO
When read as “10”, it indicates that a device is present at
this device address
4.8.13:12
Reserved
4.8.11
TX LocalFlt
1 = TX Local Fault; on Egress
channel
0’b
RO/
LH(1)
Lane Alignment or Byte Alignment not done, or Loss of
Signal. From Reg. 4.24
4.8.10
RX LocalFlt
1 = RX Local Fault; on Ingress
channel
0’b
RO/
LH(1)
PLL lock failure (lack of RFCP/N signal)
4.8.9:0
Reserved
ISL35822
相關PDF資料
PDF描述
VI-22Y-MX-S CONVERTER MOD DC/DC 3.3V 49.5W
VI-22Y-MW-S CONVERTER MOD DC/DC 3.3V 66W
MS27474E16B55PA CONN RCPT 55POS JAM NUT W/PINS
V24A24M300BF3 CONVERTER MOD DC/DC 24V 300W
D38999/24KC4SA CONN RCPT 4POS JAM NUT W/SCKT
相關代理商/技術參數
參數描述
ISL35822LP 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Octal 2.488Gbps to 3.187Gbps/ Lane Retimer
ISL35822LPIK 功能描述:IC CLOCK/DATA RECOVERY 192EBGA-B RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ISL36111 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:11.1Gb/s Lane Extender
ISL36111DRZ-EVALZ 功能描述:EVAL BOARD FOR ISL36111DRZ RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
ISL36111DRZ-T7 功能描述:IC EQUALIZER REC 11.1GBPS 16QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:QLx™ 特色產品:NXP - I2C Interface 標準包裝:1 系列:- 應用:2 通道 I²C 多路復用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1