8b/10b Coding and Decoding 8 Bit Mode If 8B/10B encoding/decoding is turned on, the ISL35822 expects to receive a properly encode" />
參數(shù)資料
型號(hào)： ISL35822IK
廠商： Intersil
文件頁(yè)數(shù)： 4/75頁(yè)
文件大?。?/td> 0K
描述： IC CLOCK/DATA RECOVERY 192EBGA-B
標(biāo)準(zhǔn)包裝： 90
類型： 時(shí)鐘和數(shù)據(jù)恢復(fù)（CDR），多路復(fù)用器
PLL： 無(wú)
輸入： CML
輸出： CML，CMOS
電路數(shù)： 1
比率 - 輸入:輸出： 8:8
差分 - 輸入:輸出： 是/是
頻率 - 最大： 3.1875Gbps
電源電壓： 1.425 V ~ 1.575 V
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 192-EBGA
供應(yīng)商設(shè)備封裝： 192-EBGA-B（17x17）
包裝： 托盤
12
8b/10b Coding and Decoding
8 Bit Mode
If 8B/10B encoding/decoding is turned on, the ISL35822
expects to receive a properly encoded serial bit stream. The
serial bit stream must be ordered “abcdeifghj” with “a” being
the first bit received and “j” the last. If the received data
contains an error, the Retimer will re-transmit it as an
ERROR or /E/ character. The character transmitted may be
controlled via the ERROR code Registers [3,4].C002’h,
Table 66 and Table 82. The internal decoding into, and
encoding from, the FIFOs is listed in Table 1 below. If the
TRANS_EN bit or XAUI_EN bit (MDIO Registers at
addresses [3,4].C001’h, see Table 64 and Table 81 are set,
all incoming XAUI or CX4/LX4 IDLE patterns will be
converted to the (internal) XGMII IDLE pattern set by the
respective PCS or PHY XS control registers at addresses
[3,4].C003’h, with a default value 107’h, the standard XGMII
IDLE code (see Table 67 and Table 83) in the internal FIFOs.
The first full column of IDLES after any column containing a
non-IDLE will be stored in the respective elasticity FIFO, and
all subsequent full IDLE columns will repeat this pattern, until
another column containing a non-idle is received. If in
addition either of the AKR_SM_EN or XAUI_EN bits in the
respective MDIO registers at Addresses [3,4].C001’h is set
(see Table 64 and Table 81, these IDLEs will be sequenced
on transmission into a pseudo-random pattern of ||A||, ||K||,
and ||R|| codes according to the IEEE 802.3ae specified
algorithm. If neither of the AKR_SM_EN and XAUI_EN bits
are set, the internal IDLEs will all be transmitted as /K/
codes. Elasticity will be achieved by adding or deleting
columns of internal IDLEs.
If neither the TRANS_EN bit nor the XAUI_EN bit is set (for
either the PCS or the PHY XS), the incoming XAUI IDLE
codes will all be decoded to the appropriate XGMII control
code values in the respective internal FIFO. If the AKR_EN
or XAUI_EN bits are set, they will be sequenced into a
pseudo-random pattern of ||A||, ||K||, and ||R|| codes and
retransmitted, if not, the Inter Packet Gap (IPG) will be
retransmitted as the same XAUI codes as in the first full
IDLE column.
For most applications, the XAUI_EN bit high configuration is
the most desirable, and is the default.
Table 1. VALID 10b/8b DECODER & ENCODER PATTERNS
RECEIVING SERDES
INTERNAL DATA
TRANSMITTING SERDES
NOTES
SERIAL CODE,
CHARACTER
TRANS_EN
BIT(4)
E-BIT
K-BIT
INTERNAL
FIFO DATA
AKR_SM_
EN(4)
SERIAL
CHARACTER
SERIAL
CODE
DESCRIPTION
Valid Data
X
0
0-FF’h
X
See 802.3
Table
Valid Data
Same Data Value as Received
/K/ (Sync) K28.5
1
0
1
07’h (2)
1
/A/ /K/ /R/
IEEE802.3ae algorithm
00
1
BC (1)
0
/K/
K28.5
Comma (Sync)
/A/ (Align) K28.3
1
0
1
07’h (2)
1
/A/ /K/ /R/
IEEE802.3ae algorithm
00
1
7C (1)
0
/A/
K28.3
Align
/R/ (Skip) K28.0
1
0
1
07’h (2)
1
/A/ /K/ /R/
IEEE802.3ae algorithm
00
1
1C (1)
0
/R/
K28.0
Alternate Idle (Skip)
/S/ K27.7
X
0
1
FB
1
/S/
K27.7
Start
/T/ K29.7
X
0
1
FD
0
/T/
K29.7
Terminate
K28.1
X
0
1
3C
X
K28.1
Extra comma
/F/ K28.2
X
0
1
5C
X
/F/
K28.2
Signal Ordered_Set
/Q/ K28.4
X
0
1
9C
X
/Q/
K28.4
Sequence Ordered_Set
K28.6
X
0
1
DC
X
K28.6
K28.7
X
0
1
FC
X
K28.7
Repeat has False Comma
K23.7
X
0
1
F7
X
K23.7
/E/ K30.7
X
1
FE
X
/E/
K30.7
Error Code
Any other
X
1
= ERROR reg.(3)
X
Invalid code
Error Code
Note (1): First incoming IDLE only, subsequent IDLEs in that block repeat first received code.
Note (2): Default value, actually set by ‘Internal Idle’ register, [3:4].C003’h, see Table 67 and Table 83.
Note (3): Value set by ‘ERROR Code’ register, [3:4].C002’h, see Table 66 and Table 66. The XAUI_EN bit forces it to 1FE’h.
Note (4): If the XAUI_EN bit is set, the ISL35822 acts as though both the TRANS_EN and AKR_EN bits are set.
ISL35822
相關(guān)PDF資料
PDF描述
VI-22Y-MX-S CONVERTER MOD DC/DC 3.3V 49.5W
VI-22Y-MW-S CONVERTER MOD DC/DC 3.3V 66W
MS27474E16B55PA CONN RCPT 55POS JAM NUT W/PINS
V24A24M300BF3 CONVERTER MOD DC/DC 24V 300W
D38999/24KC4SA CONN RCPT 4POS JAM NUT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL35822LP 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Octal 2.488Gbps to 3.187Gbps/ Lane Retimer
ISL35822LPIK 功能描述:IC CLOCK/DATA RECOVERY 192EBGA-B RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ISL36111 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:11.1Gb/s Lane Extender
ISL36111DRZ-EVALZ 功能描述:EVAL BOARD FOR ISL36111DRZ RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
ISL36111DRZ-T7 功能描述:IC EQUALIZER REC 11.1GBPS 16QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:QLx™ 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*