參數(shù)資料
型號(hào): IP100
英文描述: PCI 10/100M Single Chip Ethernet Controller
中文描述: 單芯片的PCI個(gè)10/100M以太網(wǎng)控制器
文件頁(yè)數(shù): 46/92頁(yè)
文件大?。?/td> 2801K
代理商: IP100
IP100
Copyright
2003, IC Plus Corp.
All rights reserved.
Preliminary, Specification subject to change without notice.
46/92
IP100-DS-R03
May 27, 2003
BIT
31..16
BIT NAME
Reserved
R/W
N/A
BIT DESCRIPTION
Reserved for future use.
10.4.11 FunctionEvent
Class............................. LAN I/O Registers, CardBus Status Change
Base Address ............... IoBaseAddress register value
Address Offset .............. 0x24
Default Value ................ 0x00000000
Width ............................ 32 bits
FunctionEvent contains the bits which can be used to generate status change interrupts, depending upon the
setting of the FunctionEventMask register. This register is disabled when the CardBus bit of AsicCtrl is low.
BIT
BIT NAME
R/W
3..0
Reserved
N/A
Reserved for future use.
4
GWAKE
R/W
GWAKE. GWAKE is a logic 1 and remains a logic 1 when the
GWAKE bit of the FunctionPresentState register is a logic 1.
GWAKE is cleared by writing a logic 1 to GWAKE. Writing a logic 1
to GWAKE also clears the PmeStatus bit of the PowerMgmtCtrl
register.
14..5
Reserved
N/A
Reserved for future use.
15
INTR
R/W
INTR. INTR is a logic 1 whenever an interrupt is pending regardless
of the INTR bit in the FunctionEventMask register. INTR is cleared
by writing a logic 1 to INTR.
31..16
Reserved
N/A
Reserved for future use.
10.4.12 FunctionEventMask
Class............................. LAN I/O Registers, CardBus Status Change
Base Address ............... IoBaseAddress register value
Address Offset .............. 0x28
Default Value ................ 0x00000000
Width ............................ 32 bits
FunctionEventMask masks the FunctionEvent register. This register is disabled when the CardBus bit of AsicCtrl
is low.
BIT
BIT NAME
R/W
3..0
Reserved
N/A
Reserved for future use.
4
GWAKE
R/W
GWAKE. If GWAKE is a logic 1, and WKUP is a logic 1 the GWAKE
bit of the FunctionEvent register may assert the CSTSCHGN signal.
13..5
Reserved
N/A
Reserved for future use.
14
WKUP
R/W
WKUP. If WKUP is a logic 1, all events (WriteProtect, Ready/Busy,
BatterryVoltageDetect, and GWAKE) may assert the CSTSCHGN
signal.
15
INTR
R/W
INTR. If INTR is a logic 1, setting the INTR bit of the FunctionEvent
register will assert the INTAN.
31..16
Reserved
N/A
Reserved for future use.
BIT DESCRIPTION
BIT DESCRIPTION
相關(guān)PDF資料
PDF描述
IP101 PHY 10/100M Single Chip Fast Ethernet Transceiver
IP1060AD Analog IC
IP1060AJ Voltage-Mode SMPS Controller
IP1060AN Analog IC
IP1060BJ Voltage-Mode SMPS Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IP1000A 制造商:IC PLUS 功能描述:IP1000A
IP1000ALF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Gigabit Ethernet NIC Single Chip
IP1000ALF-DS-R01 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Gigabit Ethernet NIC Single Chip
IP1000ALF-DS-R02 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Gigabit Ethernet NIC Single Chip
IP1000ALF-DS-R03 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Gigabit Ethernet NIC Single Chip