- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360868 > IP100 PCI 10/100M Single Chip Ethernet Controller PDF資料下載
參數(shù)資料
| 型號： | IP100 |
| 英文描述： | PCI 10/100M Single Chip Ethernet Controller |
| 中文描述： | 單芯片的PCI個10/100M以太網(wǎng)控制器 |
| 文件頁數(shù)： | 1/92頁 |
| 文件大?。?/td> | 2801K |
| 代理商： | IP100 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
IP100
Integrated 10/100 Ethernet MAC + PHY
1
Copyright 2003, IC Plus Corp.
All rights reserved.
Preliminary, Specification subject to change without notice.
Features
Single chip 10/100BASE, half or full duplex
Ethernet Media Access Controller
IEEE 802.3 compliant 100BASE-TX PHY
IEEE 802.3 compliant 10BASE-T PHY
IEEE 802.3 full duplex flow control
IEEE 802.3 compliant 100BASE-FX PCS
and PMA
PCI Bus master scatter/gather DMA on any
byte boundary
Full operation with PCI Clock from 12.5
MHz to 33 MHz
PCI Revision 2.2 compliant
On-chip transmit and receive FIFO buffers
On-chip LED drivers
Power management capabilities for ACPI
1.0 compliant systems
WakeOnLAN support
Management statistics gathering
IP multicast receive and filter support using
64 bit hash table
Transmit polling
Auto pad insertion for short packets
Programmable minimum Inter Packet Gap
Programmable transmit and receive FIFO
watermarks
On-chip crystal oscillator
On-chip voltage regulator
2.5/3.3V CMOS with 5V tolerant I/O
0.25μm technology
128-pin PQFP
1/92
IP100-DS-R03
May 27, 2003
2
General description
The IP100 is a single-chip, full duplex, 10/100Mbps
Ethernet MAC + PHY incorporating a 32-bit PCI with
bus master support. The IP100 is designed for use in a
variety of applications including workstation NICs, PC
motherboards, and other systems utilizing a PCI bus
that require network connectivity to an Ethernet or Fast
Ethernet LAN.
The IP100 includes a PCI bus interface unit, IEEE
802.3 compliant MAC, transmit and receive FIFO
buffers,
IEEE
802.3
10BASE-T, and 100BASE-FX PHY, serial EEPROM
interface, expansion ROM interface, and LED drivers.
The IP100 implements a rich set of control and status
registers. Accessible via the PCI interface, these
registers provide a host system visibility into the
features and operating state of the IP100. Network
management statistics are also recorded, and host
access to registers of the PHY device are facilitated
through the IP100’s PCI interface.
The IP100 supports features for use in “Green PCs” or
systems
where
control
consumption is desired. The IP100 supports several
power down states, and the ability to issue a system
“wake event” via reception of unique, user defined
Ethernet frames. In addition, the IP100 can assert a
wake event in response to changes in the Ethernet link
status.
compliant
100BASE-TX,
over
system
power
相關PDF資料 |
PDF描述 |
|---|---|
| IP101 | PHY 10/100M Single Chip Fast Ethernet Transceiver |
| IP1060AD | Analog IC |
| IP1060AJ | Voltage-Mode SMPS Controller |
| IP1060AN | Analog IC |
| IP1060BJ | Voltage-Mode SMPS Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IP1000A | 制造商:IC PLUS 功能描述:IP1000A |
| IP1000ALF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Gigabit Ethernet NIC Single Chip |
| IP1000ALF-DS-R01 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Gigabit Ethernet NIC Single Chip |
| IP1000ALF-DS-R02 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Gigabit Ethernet NIC Single Chip |
| IP1000ALF-DS-R03 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Gigabit Ethernet NIC Single Chip |
發(fā)布緊急采購，3分鐘左右您將得到回復。