
Embedded Ultra-Low Power Intel486 GX Processor
15
4.0
ARCHITECTURAL AND
FUNCTIONAL OVERVIEW
The embedded ULP Intel486 GX processor archi-
tecture is essentially the same as the 3.3 V Intel486
SX processor with a 1X clock (CLK) input. Refer to
the
Embedded
Intel486
Developer’s Manual, order number 273021, for a
description of the Intel486 SX processor. The
following notes supplement the information in the
manual.
The embedded ULP Intel486 GX processor has a
16-bit external data bus and two data parity
signals. While it has four byte-enable signals
(BE3#-BE0#), the external system must generate
address bits A1, A0 as well as enables for each
byte of the 16-bit external data bus. More infor-
mation about byte enables is provided in this
datasheet.
The information pertaining to dynamic bus sizing
of the external data bus does not apply. The
embedded ULP Intel486 GX processor does not
have the BS8# signal pin.
The embedded ULP Intel486 GX processor bursts
data cycles similar to an Intel486 SX processor
with bus-sizing BS16# active.
References to “V
” are called “V
” by the
embedded ULP Intel486 GX processor when the
supply voltage pertains to the processor’s external
interface drivers and receivers. The term “V
”
pertains only to the processor core supply voltage
of the embedded ULP Intel486 GX processor.
Information about the split-supply voltage is
provided in this datasheet.
The embedded ULP Intel486 GX processor has
level-keeper circuits for its external 16-bit data bus
(D15-D0) and data parity (DP1, DP0) signals. The
Intel486 SX processor floats these signals instead.
More information about the level-keeper circuitry is
provided in this datasheet.
The manual describes the processor supply-
current consumption for the Auto HALT Power
Down, Stop Grant, and Stop Clock states. This
supply-current consumption for the embedded
ULP Intel486 GX processor is much less than that
of the Intel486 SX processor. Information about
power consumption and these states is provided in
this datasheet.
The CPU ID, Boundary-Scan (JTAG) ID, and
boundary-scan register bits for the embedded ULP
Intel486 GX processor are in this datasheet.
Processor
Family
The embedded ULP Intel486 GX processor has
one pin reserved for possible future use. This pin
is an input signal, pin 166. It is called
RESERVED# and must be connected to a 10-K
pull-up resistor.
4.1
Separate Supply Voltages
The embedded ULP Intel486 GX processor has
separate voltage-supply planes for its internal core-
processor circuits and its external driver/receiver
circuits. The supply voltage for the internal core
processor is named V
CC
and the supply voltage for
the external circuits is named V
CCP
.
For a single-supply voltage design, the embedded
ULP Intel486 GX processor is functional at
3.3 V ± 0.3 V. In this type of system design, the
processor’s V
CC
and V
CCP
pins must be tied to the
same power plane.
Even though V
CCP
must be 3.3 V ± 0.3 V, the
processor’s external-output circuits can drive TTL-
compatible components. However, the processor’s
external-input circuits do not allow connection to
TTL-compatible components. Section 5.2, DC Speci-
fications (pg. 30) contains the DC specifications for
the processor’s input and output signals.
For lower-power operation, a separate, lower voltage
for V
CC
can be chosen, but V
CCP
must be
3.3 V ± 0.3 V. Any voltage value between 2.0 V and
3.3 V can be chosen for V
CC
for guaranteed
processor operation up to 16 MHz. The embedded
ULP Intel486 GX processor can also operate at
33 MHz, provided the V
CC
value chosen is between
2.7 V and 3.3 V. Section 5.2, DC Specifications (pg.
30) defines supply voltage specifications.
In systems with separate V
CC
and V
CCP
power
planes, the processor-core voltage supply must
always be less than or equal to the processor’s
external-interface voltage supply; e.g., the system
design must guarantee:
V
CC
≤
V
CCP
Violating this relationship causes excessive power
consumption. Limited testing has shown no
component damage when this relationship is
violated. However, prolonged violation is not recom-
mended and component integrity is not guaranteed.
The
guaranteed by the system design during power-up
and power-down sequences. Refer to Figure 3.
V
CC
≤
V
CCP
relationship
must
also
be