參數(shù)資料
型號： IDT88P8344
廠商： Integrated Device Technology, Inc.
英文描述： SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0
中文描述： SPI交換4 ×的SPI - 3至SPI - 4期1.0
文件頁數(shù)： 2/98頁
文件大?。?/td> 601K
代理商： IDT88P8344
2
IDT88P8344 SPI EXCHANGE 4 x SPI-3 TO SPI-4
INDUSTRIAL TEMPERATURE RANGE
APRIL 10, 2006
Table of Contents
Features ........................................................................................................................................................................................................................1
Applications..................................................................................................................................................................................................................1
1. Introduction.............................................................................................................................................................................................................8
2. Pin description.........................................................................................................................................................................................................9
3. External interfaces .................................................................................................................................................................................................13
3.1 SPI-3...............................................................................................................................................................................................................13
3.1.1 SPI-3 ingress........................................................................................................................................................................................13
3.1.2 SPI-3 egress ........................................................................................................................................................................................15
3.2 SPI-4...............................................................................................................................................................................................................17
3.2.1 SPI-4 ingress........................................................................................................................................................................................17
3.2.2 SPI-4 egress ........................................................................................................................................................................................20
3.2.3 SPI-4 startup handshake.......................................................................................................................................................................20
3.3 Mcroprocessor interface..................................................................................................................................................................................22
4. Datapath and flow control ....................................................................................................................................................................................23
4.1 SPI-3 to SPI-4 datapath and flow control ..........................................................................................................................................................25
4.2 SPI-4 to SPI-3 datapath and flow control ..........................................................................................................................................................30
4.3 SPI-3 ingress to SPI-3 egress datapath............................................................................................................................................................33
4.4 Mcroprocessor interface to SPI-3 datapath......................................................................................................................................................34
4.4.1 SPI-3 to ingress mcroprocessor interface datapath................................................................................................................................34
4.4.2 Mcroprocessor insert to SPI-3 egress datapath.....................................................................................................................................35
4.4.3 Mcroprocessor interface to SPI-4 egress datapath................................................................................................................................36
4.4.4 SPI-4 ingress to mcroprocessor interface datapath................................................................................................................................37
5. Performance monitor and diagnostics.................................................................................................................................................................38
5.1 Mode of operation............................................................................................................................................................................................38
5.2 Counters .........................................................................................................................................................................................................38
5.2.1 LID associated event counters...............................................................................................................................................................38
5.2.2 Non - LID associated event counters.....................................................................................................................................................38
5.3 Captured events..............................................................................................................................................................................................38
5.3.1 Non LID associated events....................................................................................................................................................................38
5.3.2 LID associated events...........................................................................................................................................................................38
5.3.2.1 Non critical events ......................................................................................................................................................................38
5.3.2.2 Critical events.............................................................................................................................................................................38
5.3.3 Timebase..............................................................................................................................................................................................38
5.3.3.1 Internally generated timebase.....................................................................................................................................................38
5.3.3.2 Externally generated timebase....................................................................................................................................................38
6. Clock generator......................................................................................................................................................................................................39
7. Loopbacks ..............................................................................................................................................................................................................40
7.1 SPI-3 Loopback...............................................................................................................................................................................................40
8. Operation guide .....................................................................................................................................................................................................41
8.1 Hardware operation........................................................................................................................................................................................41
8.1.1 Systemreset.........................................................................................................................................................................................41
8.1.2 Power on sequence..............................................................................................................................................................................41
8.1.3 Clock domains ......................................................................................................................................................................................41
8.2 Software operation...........................................................................................................................................................................................41
8.2.1 Chip configuration sequence.................................................................................................................................................................41
8.2.2 Logical Port activation and deactivation..................................................................................................................................................42
8.2.3 Buffer segment modification....................................................................................................................................................................42
8.2.4 Manual SPI-4 ingress LVDS bit alignment..............................................................................................................................................42
8.2.5 SPI-4 status channel software...............................................................................................................................................................43
8.2.6 IDT88P8344 layout guidelines ..............................................................................................................................................................43
8.2.7 Software Eye-Opening Check on SPI-4 Interface..................................................................................................................................44
9. Register description..............................................................................................................................................................................................46
9.1 Register access summary................................................................................................................................................................................46
9.1.1 Direct register format.............................................................................................................................................................................46
9.1.2 Indirect register format...........................................................................................................................................................................46
9.2 Direct access registers .....................................................................................................................................................................................50
相關(guān)PDF資料
PDF描述
IDT88P8344BHGI SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0
IDTAMB0480 ADVANCED MEMORY BUFFER FOR FULLY BUFFERED DIMM MODULES
IDTCSP2510DPGI 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER
IDTCSP2510DPG SENSOR OPTICAL SLOTTED 1.0MM
IDTCSP2510D 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT88P8344BHGI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT88P8344BHI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT89H10T4BG2ZBBC 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA
IDT89H10T4BG2ZBBC8 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA
IDT89H10T4BG2ZBBCG 功能描述:IC PCI SW 10LANE 4PORT 324BGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:PRECISE™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*