- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1924 > IDT82P5088BBG (IDT, Integrated Device Technology Inc)IC LIU T1/E1/J1 OCTAL 256PBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT82P5088BBG |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 27/81頁(yè) |
| 文件大小： | 0K |
| 描述： | IC LIU T1/E1/J1 OCTAL 256PBGA |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 功能： | 線路接口單元（LIU） |
| 接口： | E1，J1，T1 |
| 電路數(shù)： | 8 |
| 電源電壓： | 1.8V, 3.3V |
| 功率（瓦特）： | 2.57W |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 256-BGA |
| 供應(yīng)商設(shè)備封裝： | 256-PBGA（17x17） |
| 包裝： | 托盤(pán) |
| 包括： | 集成式時(shí)鐘適配器 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)當(dāng)前第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)
IDT82P5088
UNIVERSAL OCTAL T1/E1/J1 LIU WITH INTEGRATED CLOCK ADAPTER
FUNCTIONAL DESCRIPTION
33
February 5, 2009
3.5.4
INBAND LOOPBACK
When PATT[1:0] bits (MAINT1, 2CH...) are set to ‘11’, the correspond-
ing channel is configured in Inband Loopback mode. In this mode, an acti-
vate/Deactivate Loopback Code is generated repeatedly in transmit
direction per ANSI T1. 403 which overwrite the transmit signals. In receive
direction, the code is detected per ANSI T1. 403, even in the presence of
10-2 bit error rate.
If the Automatic Remote Loopback is enabled by setting ARLP bit
(MAINT0, 2BH...) to ‘1’, the chip will establish/demolish the Remote Loop-
back based on the reception of the Activate Loopback Code/Deactivate
Loopback Code for 5.1 s. If the ARLP bit (MAINT0, 2BH...) is set to ‘0’, the
Remote Loopback can also be demolished forcedly.
3.5.4.1 Transmit Activate/Deactivate Loopback Code
The pattern of the transmit Activate/Deactivate Loopback Code is
defined by the TNLP[7:0] bits (MAINT3, 2EH...). Whether the code repre-
sentsanActivateLoopbackCodeoraDeactivateLoopbackCodeisjudged
by the far end receiver. The length of the pattern ranges from 5 bits to 8 bits,
as selected by the TNLP_L[1:0] bits (MAINT2, 2DH...). The pattern can be
programmed to 6-bit-long or 8-bit-long respectively by repeating itself if it
is 3-bit-long or 4-bit-long. When the PATT[1:0] bits (MAINT1, 2CH...) are
set to ‘11’, the transmission of the Activate/Deactivate Loopback Code is
initiated. If the PATT_CLK bit (MAINT1, 2CH...) is set to ‘0’ and the
PATT[1:0]bits(MAINT1,2CH...)areset to‘00’,thetransmissionofthe Acti-
vate/Deactivate Loopback Code will stop.
The local transmit activate/deactivate code setting should be the same
as the receive code setting in the remote end. It is the same thing for the
other way round.
3.5.4.2 Receive Activate/Deactivate Loopback Code
The pattern of the receive Activate Loopback Code is defined by the
RNLPA[7:0] bits (MAINT4, 2FH...). The length of this pattern ranges from
5 bits to 8 bits, as selected by the RNLPA_L [1:0] bits (MAINT2, 2DH...).
The pattern can be programmed to 6-bit-long or 8-bit-long respectively by
repeating itself if it is 3-bit-long or 4-bit-long.
The pattern of the receive Deactivate Loopback Code is defined by the
RNLPD[7:0] bits (MAINT5, 30H...). The length of the receive Deactivate
Loopback Code ranges from 5 bits to 8 bits, as selected by the
RNLPD_L[1:0] bits (MAINT2, 2DH...). The pattern can be programmed to
6-bit-long or 8-bit-long respectively by repeating itself if it is 3-bit-long or 4-
bit-long.
After the Activate Loopback Code has been detected in the receive data
for more than 30 ms (in E1 mode) / 40 ms (in T1/J1 mode), the NLPA_S bit
(STAT0, 36H...) will be set to ‘1’ to declare the reception of the Activate
Loopback Code.
After the Deactivate Loopback Code has been detected in the receive
dataformorethan30ms(InE1mode)/40ms(InT1/J1mode),theNLPD_S
bit(STAT0,36H...)willbesetto‘1’todeclarethereceptionoftheDeactivate
Loopback Code.
When the NLPA_IES bit (INTES, 35H...) is set to ‘0’, only the ‘0’ to ‘1’
transition of the NLPA_S bit will generate an interrupt and set the NLPA_IS
bit (INTS0, 3AH...) to ‘1’. When the NLPA_IES bit is set to ‘1’, any changes
oftheNLPA_SbitwillgenerateaninterruptandsettheNLPA_ISbit(INTS0,
3AH...) to ‘1’. The NLPA_IS bit will be reset to ‘0’ after being read.
When the NLPD_IES bit (INTES, 35H...) is set to ‘0’, only the ‘0’ to ‘1’
transition of the NLPD_S bit will generate an interrupt and set the NLPD_IS
bit (INTS0, 3AH...) to ‘1’. When the NLPD_IES bit is set to ‘1’, any changes
oftheNLPD_SbitwillgenerateaninterruptandsettheNLPD_ISbit(INTS0,
3AH...) to ‘1’. The NLPD_IS bit will be reset to ‘0’ after being read.
3.5.4.3 Automatic Remote Loopback
When ARLP bit (MAINT0, 2BH...) is set to ‘1’, the corresponding chan-
nel is configured into the Automatic Remote Loopback mode. In this mode,
if the Activate Loopback Code has been detected in the receive data for
more than 5.1 s, the Remote Loopback (shown as Figure-16) will be estab-
lished automatically, and the ARLP_S bit (STAT0, 36H...) will be set to ‘1’
to indicate the establishment of the Remote Loopback. The NLPA_S bit
(STAT0,36H...)issetto‘1’togenerateaninterrupt.Inthiscase,theRemote
Loopback mode will still be kept even if the receiver stop receiving the Acti-
vate Loopback Code.
If the Deactivate Loopback Code has been detected in the receive data
formorethan5.1s,theRemoteLoopbackwillbedemolishedautomatically,
and the ARLP_S bit (STAT0, 36H...) will set to ‘0’ to indicate the demolish-
ment of the Remote Loopback. The NLPD_S bit (STAT0, 36H...) is set to
‘1’ to generate an interrupt.
The Remote Loopback can also be demolished forcedly by setting
ARLP bit (MAINT0, 2BH...) to ‘0’.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT82V2041EPPG | IC LIU T1/J1/E1 1CH 44-TQFP |
| IDT82V2042EPFG | IC LIU T1/J1/E1 2CH SHORT 80TQFP |
| IDT82V2044EPFG | IC LIU T1/E1 QUAD SHORT 128-TQFP |
| IDT82V2048DAG | IC LIU T1/E1 8CH SHORT 144-TQFP |
| IDT82V2048EDR | IC LIU T1/E1 8CH SHORT 208-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT82P5088BBG8 | 制造商:Integrated Device Technology Inc 功能描述:IC LIU T1/E1/J1 OCTAL 256PBGA |
| IDT82V1054A | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:QUAD PROGRAMMABLE PCM CODEC WITH MPI INTERFACE |
| IDT82V1054APF | 功能描述:IC PCM CODEC 4CH MPI 3.3V 64TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| IDT82V1054APF8 | 功能描述:IC PCM CODEC 4CH MPI 3.3V 64TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| IDT82V1054APFG | 功能描述:IC PCM CODEC 4CH MPI 3.3V 64TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。