- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379203 > IBM041813PQKB (IBM Microeletronics) 64K X 18 Burst Pipeline SRAM(1M（64K X 18）高性能同步可猝發(fā)管線式靜態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM041813PQKB |
| 廠商： | IBM Microeletronics |
| 英文描述： | 64K X 18 Burst Pipeline SRAM(1M（64K X 18）高性能同步可猝發(fā)管線式靜態(tài)RAM) |
| 中文描述： | 64K的X 18爆裂管道的SRAM（100萬(wàn)（64K的X 18）高性能同步可猝發(fā)管線式靜態(tài)內(nèi)存） |
| 文件頁(yè)數(shù)： | 8/15頁(yè) |
| 文件大?。?/td> | 217K |
| 代理商： | IBM041813PQKB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
IBM041813PQKB
64K X 18 BURST PIPELINE SRAM
Preliminary
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 8 of 15
50H5206
SA14-4665-02
Revised 9/97
AC Characteristics
(T
A
=0 to +70
°
C, V
DD
=3.3V
±
5%, Units in nsec)
Parameter
Symbol
-4
-5
Notes
Min.
Max.
Min.
Max.
Cycle Time
t
CYCLE
10.0
—
10.0
—
Clock Pulse High
t
CH
3.0
—
3.0
—
Clock Pulse Low
t
CL
3.0
—
3.0
—
Clock to Output Valid
t
CQ
—
4.0
—
5.0
1
Address Status Controller Setup Time
t
ADSCS
2.5
—
2.5
—
Address Status Controller Hold Time
t
ADSCH
0.5
—
0.5
—
Address Status Processor Setup Time
t
ADSPS
2.5
—
2.5
—
Address Status Processor Hold Time
t
ADSPH
0.5
—
0.5
—
Advance Setup Time
t
ADVS
2.5
—
2.5
—
Advance Hold Time
t
ADVH
0.5
—
0.5
—
Address Setup Time
t
AS
2.5
—
2.5
—
Address Hold Time
t
AH
0.5
—
0.5
—
Chip Selects Setup Time
t
CSS
2.5
—
2.5
—
Chip Selects Hold Time
t
CSH
0.5
—
0.5
—
Write Enables Setup Time
t
WES
2.5
—
2.5
—
Write Enables Hold Time
t
WEH
0.5
—
0.5
—
Data In Setup Time
t
DS
2.5
—
2.5
—
Data In Hold Time
t
DH
0.5
—
0.5
—
Data Out Hold Time
t
CQX
0.75
—
0.75
—
1
Clock High to Output High-Z
t
CHZ
—
5.0
—
5.5
1, 2, 3
Clock High to Output Active
t
CLZ
0.5
—
0.5
—
1, 2, 3
Output Enable to High-Z
t
OHZ
2.0
6.0
2.0
6.5
1, 2
Output Enable to Low-Z
t
OLZ
0.25
—
0.25
—
1, 2
Output Enable to Output Valid
t
OQ
—
4.0
—
5.0
1
1. See AC Test Loading figure on page 9.
2. T
OHZ
, T
OLZ
, T
CHZ
and T
CLZ
transitions are measured
±
200 mV from steady state voltage. See AC Test Loading figure 2 on page
11.
3. In depth expansion applications where one SRAM is selected and the other is not, bus contention will not occur because T
CLZ
is
measured from the second rising clock edge while T
CHZ
is measured from the first rising clock edge.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM041814PPLB | 64K X 18 BURST SRAM(1M (64K X 18)同步可猝發(fā)高性能靜態(tài)RAM) |
| IBM041814PQKB | 64K X 18 BURST SRAM(1M（64K X 18）高性能同步可猝發(fā)CMOS靜態(tài)RAM) |
| IBM0418A40QLAB | 4Mb( 256K x 18 ) SRAM(4Mb( 256K x 18 )同步CMOS靜態(tài)RAM) |
| IBM0418A80QLAB | 8Mb( 512K x 18 ) SRAM(8Mb( 512K x 18 )同步CMOS靜態(tài)RAM) |
| IBM0436A40QLAB | 4Mb( 128K x 36 ) SRAM(4Mb( 128K x 36 )同步CMOS靜態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM041813PQKB5 | 制造商:IBM 功能描述: |
| IBM0418A4ACLAA-4F | 制造商:IBM 功能描述: |
| IBM043610QLAB4H | 制造商:IBM 功能描述:* |
| IBM043611TLAB4 | 制造商:IBM 功能描述: |
| IBM043612PQK-11 | 制造商:IBM 功能描述:Synchronous SRAM, 32K x 36, 100 Pin, Plastic, QFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。