- 您現(xiàn)在的位置：買賣IC網 > PDF目錄370745 > HYB18L256160BF-7.5 (INFINEON TECHNOLOGIES AG) RT ANG PCB CONT .40/1.295 BULK PDF資料下載
參數資料
| 型號： | HYB18L256160BF-7.5 |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | RT ANG PCB CONT .40/1.295 BULK |
| 中文描述： | BJAWBMSpecialty DRAM的移動RAM |
| 文件頁數： | 14/49頁 |
| 文件大?。?/td> | 1327K |
| 代理商： | HYB18L256160BF-7.5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
A8
HY[B/E]18L256160B[C/F]-7.5
256-Mbit Mobile-RAM
Functional Description
Data Sheet
14
V1.4, 2004-04-30
2.2.1.3
The Read latency, or CAS latency, is the delay, in clock cycles, between the registration of a READ command and
the availability of the first piece of output data. The latency can be programmed to 2 or 3 clocks.
If a READ command is registered at clock edge
n
, and the latency is
m
clocks, the data will be available with clock
edge
n
+
m
(for details please refer to the READ command description).
Read Latency
2.2.1.4
When A9 = 0, the burst length programmed via A0-A2 applies to both read and write bursts; when A9 = 1, write
accesses consist of single data elements only.
Write Burst Mode
2.2.1.5
The Extended Mode Register controls additional low power features of the device. These include the Partial Array
Self Refresh (PASR, bits A0-A2)), the Temperature Compensated Self Refresh (TCSR, bits A3-A4)) and the drive
strength selection for the DQs (bits A5-A6). The Extended Mode Register is programmed via the MODE
REGISTER SET command (with BA0 = 0 and BA1 = 1) and will retain the stored information until it is programmed
again or the device loses power.
The Extended Mode Register must be loaded when all banks are idle, and the controller must wait the specified
time before initiating any subsequent operation. Violating either of these requirements result in unspecified
operation.
Reserved states should not be used, as unknown operation or incompatibility with future versions may result.
Extended Mode Register
2.2.1.6
Partial Array Self Refresh is a power-saving feature specific to Mobile RAMs. With PASR, self refresh may be
restricted to variable portions of the total array. The selection comprises all four banks (default), two banks, one
bank, half of one bank, and a quarter of one bank. Data written to the non activated memory sections will get lost
after a period defined by
t
REF
(cf.
Table 13
).
Partial Array Self Refresh (PASR)
EMR
Extended Mode Register
(BA[1:0] = 10
B
)
BA1
BA0
A12
A11
A10
A9
A7
A6
A5
A4
A3
A2
A1
A0
1
0
0
0
0
0
0
0
DS
(TCSR)
PASR
Field
DS
Bits
[6:5]
Type
w
Description
Selectable Drive Strength
00
Full Drive Strength
01
Half Drive Strength
Note:All other bit combinations are RESERVED.
Temperature Compensated Self Refresh
XX
Superseded by on-chip temperature sensor (see text)
Partial Array Self Refresh
000 all banks
001 1/2 array (BA1 = 0)
010 1/4 array (BA1 = BA0 = 0)
101 1/8 array (BA1 = BA0 = RA12 = 0)
110 1/16 array (BA1 = BA0 = RA12 = RA11 = 0)
Note:All other bit combinations are RESERVED.
TCSR
[4:3]
w
PASR
[2:0]
w
相關PDF資料 |
PDF描述 |
|---|---|
| HYB18RL25632AC-4 | MEMORY SPECTRUM |
| HYC3N2560NO50AA1AA | CAP 560PF 100V 10% X7R AXIAL TR-14 |
| HYB18S128160TE-3 | 122 x 32 pixel format, LED Backlight available |
| HYB25S128160TE-3 | 122 x 32 pixel format, LED Backlight available |
| HYB18D128160TE-3 | 122 x 32 pixel format, LED Backlight available |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HYB18L256160BFL-7.5 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:DRAMs for Mobile Applications 256-Mbit Mobile-RAM |
| HYB18L256160BFX-7.5 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:DRAMs for Mobile Applications 256-Mbit Mobile-RAM |
| HYB18L2561660BF-7.5 | 制造商:QIMONDA 功能描述: |
| HYB18L256169BF | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:256-Mbit Mobile-RAM |
| HYB18L256169BF-7.5 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:256-Mbit Mobile-RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。