- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370745 > HYB18L256160BF-7.5 (INFINEON TECHNOLOGIES AG) RT ANG PCB CONT .40/1.295 BULK PDF資料下載
參數(shù)資料
| 型號(hào)： | HYB18L256160BF-7.5 |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | RT ANG PCB CONT .40/1.295 BULK |
| 中文描述： | BJAWBMSpecialty DRAM的移動(dòng)RAM |
| 文件頁數(shù)： | 10/49頁 |
| 文件大?。?/td> | 1327K |
| 代理商： | HYB18L256160BF-7.5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
HY[B/E]18L256160B[C/F]-7.5
256-Mbit Mobile-RAM
Overview
Data Sheet
10
V1.4, 2004-04-30
1.4
Pin Definition and Description
Table 4
Ball
CLK
CKE
Pin Description
Type
Input
Input
Detailed Function
Clock:
all inputs are sampled on the positive edge of CLK.
Clock Enable:
CKE HIGH activates and CKE LOW deactivates internal clock signals,
device input buffers and output drivers. Taking CKE LOW provides PRECHARGE
POWER-DOWN and SELF REFRESH operation (all banks idle), ACTIVE POWER-
DOWN (row active in any bank) or SUSPEND (access in progress). Input buffers,
excluding CLK and CKE are disabled during power-down. Input buffers, excluding CKE
are disabled during SELF REFRESH.
Chip Select:
All commands are masked when CS is registered HIGH. CS provides for
external bank selection on systems with multiple memory banks. CS is considered part of
the command code.
Command Inputs:
RAS, CAS and WE (along with CS) define the command being
entered.
Data Inputs/Output:
Bi-directional data bus (16 bit)
Input/Output Mask:
input mask signal for WRITE cycles and output enable for READ
cycles. For WRITEs, DQM acts as a data mask when HIGH. For READs, DQM acts as
an output enable and places the output buffers in High-Z state when HIGH (two clocks
latency).
LDQM corresponds to the data on DQ0 - DQ7; UDQM to the data on DQ8 - DQ15.
Bank Address Inputs:
BA0 and BA1 define to which bank an ACTIVATE, READ, WRITE
or PRECHARGE command is being applied. BA0, BA1 also determine which mode
register is to be loaded during a MODE REGISTER SET command (MRS or EMRS).
Address Inputs:
A0 - A12 define the row address during an ACTIVE command cycle. A0
- A8 define the column address during a READ or WRITE command cycle. In addition,
A10 (= AP) controls Auto Precharge operation at the end of the burst read or write cycle.
During a PRECHARGE command, A10 (= AP) in conjunction with BA0, BA1 controls
which bank(s) are to be precharged: if A10 is HIGH, all four banks will be precharged
regardless of the state of BA0 and BA1; if A10 is LOW, BA0, BA1 define the bank to be
precharged. During MODE REGISTER SET commands, the address inputs hold the op-
code to be loaded.
Supply
I/O Power Supply:
Isolated power for DQ output buffers for improved noise immunity:
V
DDQ
= 1.8 V
±
0.15 V
Supply
I/O Ground
Supply
Power Supply:
Power for the core logic and input buffers,
V
DD
= 1.8 V
±
0.15 V
Supply
Ground
–
No Connect
CS
Input
RAS, CAS,
WE
DQ0 - DQ15
LDQM,
UDQM
Input
I/O
Input
BA0, BA1
Input
A0 - A12
Input
V
DDQ
V
SSQ
V
DD
V
SS
N.C.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB18RL25632AC-4 | MEMORY SPECTRUM |
| HYC3N2560NO50AA1AA | CAP 560PF 100V 10% X7R AXIAL TR-14 |
| HYB18S128160TE-3 | 122 x 32 pixel format, LED Backlight available |
| HYB25S128160TE-3 | 122 x 32 pixel format, LED Backlight available |
| HYB18D128160TE-3 | 122 x 32 pixel format, LED Backlight available |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB18L256160BFL-7.5 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:DRAMs for Mobile Applications 256-Mbit Mobile-RAM |
| HYB18L256160BFX-7.5 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:DRAMs for Mobile Applications 256-Mbit Mobile-RAM |
| HYB18L2561660BF-7.5 | 制造商:QIMONDA 功能描述: |
| HYB18L256169BF | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:256-Mbit Mobile-RAM |
| HYB18L256169BF-7.5 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:256-Mbit Mobile-RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。